Interplay Between Process-Induced and Statistical Variability in 14-nm CMOS Technology Double-Gate SOI FinFETs
暂无分享,去创建一个
[1] M.J.M. Pelgrom,et al. Matching properties of MOS transistors , 1989 .
[2] S. Saini,et al. Suppression of random dopant-induced threshold voltage fluctuations in sub-0.1-/spl mu/m MOSFET's with epitaxial and /spl delta/-doped channels , 1999 .
[3] M. Ieong,et al. Monte Carlo modeling of threshold variation due to dopant fluctuations , 1999, 1999 Symposium on VLSI Circuits. Digest of Papers (IEEE Cat. No.99CH36326).
[4] W. Sansen,et al. Line edge roughness: characterization, modeling and impact on device behavior , 2002, Digest. International Electron Devices Meeting,.
[5] A. Asenov,et al. Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness , 2003 .
[6] G. Dewey,et al. Tri-Gate Transistor Architecture with High-k Gate Dielectrics, Metal Gates and Strain Engineering , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..
[7] A. Asenov,et al. Simulation Study of Individual and Combined Sources of Intrinsic Parameter Fluctuations in Conventional Nano-MOSFETs , 2006, IEEE Transactions on Electron Devices.
[8] J. Conner,et al. Performance and Variability Comparisons between Multi-Gate FETs and Planar SOI Transistors , 2006, 2006 International Electron Devices Meeting.
[9] R. Rooyackers,et al. Impact of Stochastic Mismatch on Measured SRAM Performance of FinFETs with Resist/Spacer-Defined Fins: Role of Line-Edge-Roughness , 2006, 2006 International Electron Devices Meeting.
[10] T. Fukai,et al. Understanding Random Threshold Voltage Fluctuation by Comparing Multiple Fabs and Technologies , 2007, 2007 IEEE International Electron Devices Meeting.
[11] Y. Nara,et al. Impact of additional factors in threshold voltage variability of metal/high-k gate stacks and its reduction by controlling crystalline structure and grain size in the metal gates , 2008, 2008 IEEE International Electron Devices Meeting.
[12] O. Rozeau,et al. High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding , 2008, 2008 IEEE International Electron Devices Meeting.
[13] K. Banerjee,et al. Modeling and analysis of grain-orientation effects in emerging metal-gate devices and implications for SRAM reliability , 2008, 2008 IEEE International Electron Devices Meeting.
[14] Ying Zhang,et al. A 4.0 GHz 291Mb voltage-scalable SRAM design in 32nm high-κ metal-gate CMOS with integrated power management , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[15] Shimeng Yu,et al. The impact of line edge roughness on the stability of a FinFET SRAM , 2009 .
[16] Tsu-Jae King Liu,et al. Gate Line Edge Roughness Model for Estimation of FinFET Performance Variability , 2009, IEEE Transactions on Electron Devices.
[17] Andrew R. Brown,et al. Impact of Metal Gate Granularity on Threshold Voltage Variability: A Full-Scale Three-Dimensional Statistical Simulation Study , 2010, IEEE Electron Device Letters.
[18] S. Datta,et al. Critical discussion on (100) and (110) orientation dependent transport: nMOS planar and FinFET , 2011, 2011 Symposium on VLSI Technology - Digest of Technical Papers.
[19] Andrew R. Brown,et al. Statistical variability and reliability in nanoscale FinFETs , 2011, 2011 International Electron Devices Meeting.
[20] A. Asenov,et al. Statistical Threshold-Voltage Variability in Scaled Decananometer Bulk HKMG MOSFETs: A Full-Scale 3-D Simulation Scaling Study , 2011, IEEE Transactions on Electron Devices.
[21] K. Endo,et al. Suppressing Vt and Gm variability of FinFETs using amorphous metal gates for 14 nm and beyond , 2012, 2012 International Electron Devices Meeting.
[22] C. Auth,et al. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).
[23] P. Gupta,et al. Device- and Circuit-Level Variability Caused by Line Edge Roughness for Sub-32-nm FinFET Technologies , 2012, IEEE Transactions on Electron Devices.
[24] A. Asenov,et al. Simulation Study of Dominant Statistical Variability Sources in 32-nm High- $\kappa$/Metal Gate CMOS , 2012, IEEE Electron Device Letters.
[25] Dick James,et al. Intel Ivy Bridge unveiled — The first commercial tri-gate, high-k, metal-gate CPU , 2012, Proceedings of the IEEE 2012 Custom Integrated Circuits Conference.
[26] Asen Asenov,et al. Geometry, Temperature, and Body Bias Dependence of Statistical Variability in 20-nm Bulk CMOS Technology: A Comprehensive Simulation Analysis , 2013, IEEE Transactions on Electron Devices.
[27] Andrew R. Brown,et al. Statistical Variability and Reliability and the Impact on Corresponding 6T-SRAM Cell Design for a 14-nm Node SOI FinFET Technology , 2013, IEEE Design & Test.