Automatic parallelisation for LTI MIMO state space systems using FPGAs. An optimisation for cost & performance

The parallelism attained by the use of Field Programmable Gate Arrays (FPGAs) has shown remarkable potential for accelerating control systems applications. This comes at a time when well established methods based on inherited serial Central Processor Units (CPUs) cannot guarantee solutions for the increasing execution speed demands. However, the transition from serial to parallel architectures represents a tremendous challenge due to overwhelming numbers of unexplored options and conflicting factors. The work presented achieves a parallelisation characterisation for generic MIMO systems using stand-alone FPGA implementations. The main contribution is that a very fine subset of possible serial/parallel implementations is obtained. This is used to achieve a flexible trade-off between cost and performance. Automatic optimisation of latency, occupied FPGA area and execution speed is attained and justified in respect to most of the feasible scenarios.

[1]  Pierre Apkarian,et al.  Nonsmooth H∞ synthesis , 2005, IEEE Trans. Autom. Control..

[2]  Weixiang Shi,et al.  High productivity reconfigurable digital control system and its application on magnetic bearing , 2009, 2009 4th IEEE Conference on Industrial Electronics and Applications.

[3]  Wei Zhao,et al.  FPGA implementation of closed-loop control system for small-scale robot , 2005, ICAR '05. Proceedings., 12th International Conference on Advanced Robotics, 2005..

[4]  Bogdan Pasca,et al.  Automatic Generation of FPGA-Specific Pipelined Accelerators , 2011, ARC.

[5]  Jean-Pierre David,et al.  FPGA-based real-time simulation of state-space models using floating-point cores , 2010, Proceedings of 14th International Power Electronics and Motion Control Conference EPE-PEMC 2010.

[6]  Shashikala Prakash,et al.  Compact field programmable gate array (FPGA) controller for Aircraft / Aerospace structures , 2008 .

[7]  René Cumplido,et al.  A high-performance processor for embedded real-time control , 2005, IEEE Transactions on Control Systems Technology.

[8]  Suvajit Mukherjee,et al.  Fast Control of Filter for Sensorless Vector Control SQIM Drive With Sinusoidal Motor Voltage , 2007, IEEE Transactions on Industrial Electronics.

[9]  Viktor K. Prasanna,et al.  A pipelined-loop-compatible architecture and algorithm to reduce variable-length sets of floating-point data on a reconfigurable computer , 2008, J. Parallel Distributed Comput..

[10]  Junqing Sun.  High Performance Reconfigurable Computing for Linear Algebra: Design and Performance Analysis , 2008 .

[11]  M. Dolen,et al.  Real-time hardware-in-the-loop simulation of electrical machine systems using FPGAs , 2009, 2009 International Conference on Electrical Machines and Systems.

[12]  Sancho Pradel,et al.  Methodology and architectures for system-on-chip real-time control , 2006 .

[13]  Viktor K. Prasanna,et al.  High-Performance Reduction Circuits Using Deeply Pipelined Operators on FPGAs , 2007, IEEE Transactions on Parallel and Distributed Systems.

[14]  O. Lucia,et al.  Real-time FPGA-based Hardware-in-the-Loop development test-bench for multiple output power converters , 2010, 2010 Twenty-Fifth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[15]  P. C. Hinkle,et al.  Effect of membrane potential and pH gradient on electron transfer in cytochrome oxidase. , 1984, Biochemistry.

[16]  Patrick Schweitzer,et al.  Method to Design Arc Fault Detection Algorithm Using FPGA , 2011, 2011 IEEE 57th Holm Conference on Electrical Contacts (Holm).

[17]  James F. Whidborne,et al.  Digital Controller Implementation and Fragility: A Modern Perspective , 2001 .

[18]  V. Dinavahi,et al.  Simulation Tools for Electromagnetic Transients in Power Systems: Overview and Challenges , 2009, IEEE Transactions on Power Delivery.

[19]  Martyn F. Guest,et al.  An overview of FPGAs and FPGA programming; initial experiences at Daresbury , 2006 .

[20]  Xiaofeng Wu,et al.  A Novel Processor Architecture for Real-Time Control , 2006, Asia-Pacific Computer Systems Architecture Conference.

[21]  Michael Parker.  High-performance floating-point implementation using FPGAS , 2009, MILCOM 2009 - 2009 IEEE Military Communications Conference.

[22]  Roger M. Goodall,et al.  A Control System Processor Architecture for Complex LTI Controllers , 2000 .

[23]  Yongxin Zhu,et al.  Implementing Medical CT Algorithms on Stand-alone FPGA Based Systems Using an Efficient Workflow with SysGen and Simulink , 2010, 2010 10th IEEE International Conference on Computer and Information Technology.

[24]  Andrés Takach,et al.  C based hardware design for wireless applications , 2005, Design, Automation and Test in Europe.

[25]  K Doi,et al.  Investigation of basic imaging properties in digital radiography. I. Modulation transfer function. , 1984, Medical physics.

[26]  John D. Davis,et al.  BLAS Comparison on FPGA, CPU and GPU , 2010, 2010 IEEE Computer Society Annual Symposium on VLSI.

[27]  Kannan M. Moudgalya,et al.  Digital Control , 2007 .

[28]  O. Lucia,et al.  Hardware-in-the-loop simulation of FPGA embedded processor based controls for power electronics , 2011, 2011 IEEE International Symposium on Industrial Electronics.

[29]  Ivan Celanovic,et al.  Ultralow-Latency Hardware-in-the-Loop Platform for Rapid Validation of Power Electronics Designs , 2011, IEEE Transactions on Industrial Electronics.

[30]  Brian MacCleery,et al.  Motorcycle control prototyping using an FPGA-based embedded control system , 2006 .

[31]  James Demmel,et al.  the Parallel Computing Landscape , 2022 .

[32]  Tarek El-Ghazawi,et al.  Reconfigurable Computing: Architectures, Tools, and Applications , 2014, Lecture Notes in Computer Science.

[33]  Keith D. Underwood,et al.  FPGAs vs. CPUs: trends in peak floating-point performance , 2004, FPGA '04.

[34]  Sebastián Dormido,et al.  The learning of control concepts using interactive tools , 2005, Comput. Appl. Eng. Educ..

[35]  Robert D. Ryne,et al.  Advanced Computing Tools and Models for Accelerator Physics , 2008 .

[36]  Stephen P. Boyd,et al.  Convex Optimization , 2004, Algorithms and Theory of Computation Handbook.

[37]  John Wawrzynek,et al.  Design automation for streaming systems , 2005 .

[38]  Lennart Ljung,et al.  System Identification: Theory for the User , 1987 .

[39]  David A. Patterson,et al.  The Parallel Revolution Has Started: Are You Part of the Solution or Part of the Problem? - An Overview of Research at the Berkeley Parallel Computing Laboratory , 2010, VECPAR.

[40]  Sotirios G. Ziavras,et al.  Performance optimization of an FPGA-based configurable multiprocessor for matrix operations , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[41]  Eric Monmasson,et al.  FPGA Design Methodology for Industrial Control Systems—A Review , 2007, IEEE Transactions on Industrial Electronics.

[42]  Aravind Dasu,et al.  A Power Efficient Linear Equation Solver on A Multi-Fpgaaccelerator , 2010 .

[43]  Takao Hinamoto,et al.  Minimization of Frequency-Weighted $l_{2}$ -Sensitivity Subject to $l_{2}$ -Scaling Constraints for Two-Dimensional State-Space Digital Filters , 2008, IEEE Transactions on Signal Processing.

[44]  Viktor K. Prasanna,et al.  Matrix Computations on Heterogeneous Reconfigurable Systems , 2008, 2008 16th International Symposium on Field-Programmable Custom Computing Machines.

[45]  Shuvra S. Bhattacharyya,et al.  Advances in Architectures and Tools for FPGAs and their Impact on the Design of Complex Systems for Particle Physics , 2009 .

[46]  Tony J. Dodd,et al.  FPGA automatic re-synchronisation for pipelined, floating point control systems applications , 2011, Des. Autom. Embed. Syst..

[47]  Brett Ninness,et al.  ASIC and FPGA implementation strategies for Model Predictive Control , 2009, 2009 European Control Conference (ECC).

[48]  Katsuhiko Ogata,et al.  Discrete-time control systems , 1987 .

[49]  Hao Chen,et al.  Dynamic simulation of electric machines on FPGA boards , 2009, 2009 IEEE International Electric Machines and Drives Conference.

[50]  Giovanni Muscato,et al.  A Multi-axis Control Board Implemented via an FPGA , 2009, Eurobot Conference.

[51]  M. Bárány,et al.  Analysis of phosphate metabolites, the intracellular pH, and the state of adenosine triphosphate in intact muscle by phosphorus nuclear magnetic resonance. , 1976, The Journal of biological chemistry.

[52]  Yong Dou,et al.  FPGA accelerating double/quad-double high precision floating-point applications for ExaScale computing , 2010, ICS '10.

[53]  Chih-Peng Fan,et al.  FPGA implementations of low latency and high throughput 4×4 block texture coding processor for H.264/AVC , 2009 .

[54]  Shahnam Mirzaei,et al.  Design methodologies and architectures for digital signal processing on FPGAs , 2010 .