A Novel Layout-Based Single Event Transient Injection Approach to Evaluate the Soft Error Rate of Large Combinational Circuits in Complimentary Metal-Oxide-Semiconductor Bulk Technology
暂无分享,去创建一个
[1] Shuming Chen,et al. A Layout-Level Approach to Evaluate and Mitigate the Sensitive Areas of Multiple SETs in Combinational Circuits , 2014, IEEE Transactions on Device and Materials Reliability.
[2] R. Allmon,et al. On the radiation-induced soft error performance of hardened sequential elements in advanced bulk CMOS technologies , 2010, 2010 IEEE International Reliability Physics Symposium.
[3] L. W. Massengill,et al. Effect of Transistor Density and Charge Sharing on Single-Event Transients in 90-nm Bulk CMOS , 2011, IEEE Transactions on Nuclear Science.
[4] Pedro Reviriego,et al. Using Single Error Correction Codes to Protect Against Isolated Defects and Soft Errors , 2013, IEEE Transactions on Reliability.
[5] P. Eaton,et al. Single-Event Transient Pulse Quenching in Advanced CMOS Logic Circuits , 2009, IEEE Transactions on Nuclear Science.
[6] Shuming Chen,et al. Calculating the Soft Error Vulnerabilities of Combinational Circuits by Re-Considering the Sensitive Area , 2014, IEEE Transactions on Nuclear Science.
[7] A. Lindoso,et al. Analyzing the Impact of Single-Event-Induced Charge Sharing in Complex Circuits , 2011, IEEE Transactions on Nuclear Science.
[8] B. Narasimham,et al. On-Chip Characterization of Single-Event Transient Pulsewidths , 2006, IEEE Transactions on Device and Materials Reliability.
[9] Shuming Chen,et al. Impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells , 2013, Microelectron. J..
[10] Bin Zhang,et al. FASER: fast analysis of soft error susceptibility for cell-based designs , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).
[11] Mehdi Baradaran Tahoori,et al. A layout-based approach for Multiple Event Transient analysis , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).
[12] Chen Shuming,et al. Impact of Circuit Placement on Single Event Transients in 65 nm Bulk CMOS Technology , 2012, IEEE Transactions on Nuclear Science.
[13] W. T. Holman,et al. Layout Technique for Single-Event Transient Mitigation via Pulse Quenching , 2011, IEEE Transactions on Nuclear Science.
[14] Kartik Mohanram,et al. Reliability Analysis of Logic Circuits , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[15] B L Bhuva,et al. The Effect of Layout Topology on Single-Event Transient Pulse Quenching in a 65 nm Bulk CMOS Process , 2010, IEEE Transactions on Nuclear Science.
[16] Chen Shuming,et al. Impact of pulse quenching effect on soft error vulnerabilities in combinational circuits based on standard cells , 2013 .
[17] David Blaauw,et al. Computing the Soft Error Rate of a Combinational Logic Circuit Using Parameterized Descriptors , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[18] Diana Marculescu,et al. MARS-C: modeling and reduction of soft errors in combinational circuits , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[19] Diana Marculescu,et al. Multiple Transient Faults in Combinational and Sequential Circuits: A Systematic Approach , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[20] B.L. Bhuva,et al. Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.
[21] Li Cai,et al. Reliability Evaluation for Single Event Transients on Digital Circuits , 2012, IEEE Transactions on Reliability.
[22] Liu Zheng,et al. The Effect of Re-Convergence on SER Estimation in Combinational Circuits , 2009, IEEE Transactions on Nuclear Science.
[23] Mehdi Baradaran Tahoori,et al. Using Boolean satisfiability for computing soft error rates in early design stages , 2010, Microelectron. Reliab..
[24] B. L. Bhuva,et al. Influence of N-Well Contact Area on the Pulse Width of Single-Event Transients , 2011, IEEE Transactions on Nuclear Science.
[25] B. L. Bhuva,et al. Analysis of soft error rates in combinational and sequential logic and implications of hardening for advanced technologies , 2010, 2010 IEEE International Reliability Physics Symposium.
[26] Kewal K. Saluja,et al. Gate input reconfiguration for combating soft errors in combinational circuits , 2010, 2010 International Conference on Dependable Systems and Networks Workshops (DSN-W).
[27] S Uznanski,et al. Monte-Carlo Based Charge Sharing Investigations on a Bulk 65 nm RHBD Flip-Flop , 2010, IEEE Transactions on Nuclear Science.
[28] Guillaume Hubert,et al. Single-Event Transient Modeling in a 65-nm Bulk CMOS Technology Based on Multi-Physical Approach and Electrical Simulations , 2013, IEEE Transactions on Nuclear Science.
[29] Masanori Hashimoto,et al. Neutron induced single event multiple transients with voltage scaling and body biasing , 2011, 2011 International Reliability Physics Symposium.
[30] Philippe Roche,et al. Single event upset and multiple cell upset modeling in commercial bulk 65 nm CMOS SRAMs and flip-flops , 2009, 2009 European Conference on Radiation and Its Effects on Components and Systems.
[31] L. W. Massengill,et al. Estimating the frequency threshold for logic soft errors , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).
[32] Lorenzo Alvisi,et al. Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.
[33] B. L. Bhuva,et al. Effects of charge confinement and angular strikes in 40 nm dual- and triple-well bulk CMOS SRAMs , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).
[34] J. Melinger,et al. Investigation of the Propagation Induced Pulse Broadening (PIPB) Effect on Single Event Transients in SOI and Bulk Inverter Chains , 2008, IEEE Transactions on Nuclear Science.
[35] Ming Zhang,et al. A soft error rate analysis (SERA) methodology , 2004, ICCAD 2004.
[36] Diana Marculescu,et al. A Low-Cost, Systematic Methodology for Soft Error Robustness of Logic Circuits , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.