Accurate Boundary Condition for Short-Channel Effect Compact Modeling in MOS Devices

In this paper, the boundary conditions at the edges of the junctions are discussed, and their consequences on the compact modeling of short-channel effects (SCEs) in MOSFETs are investigated. It is first shown that the previous voltage-doping transform (VDT) potential model does not agree with the simulation results when the impact of lightly doped drain regions or thin spacers are considered. A solution is then proposed to correct the channel potential model using more accurate boundary conditions at the edges of the channel, which consist in calculating an accurate effective built-in potential value Vbieff at the source and at the drain. The impact of these improved boundary conditions on compact models of SCEs is investigated. It is shown that the previous VDT models of drain-induced barrier lowering and subthreshold swing for all types of fully depleted devices can be very simply corrected to finely agree with the simulations without fitting parameters. These models finally allow to investigate the impact of the doping concentration of the junctions on the device performance.

[1]  Jerry G. Fossum,et al.  Computer-aided performance assessment of fully depleted SOI CMOS VLSI circuits , 1993 .

[2]  T. Skotnicki,et al.  Analytical study of punchthrough in buried channel P-MOSFETs , 1989 .

[3]  Yuan Taur,et al.  Review and Critique of Analytic Models of MOSFET Short-Channel Effects in Subthreshold , 2012, IEEE Transactions on Electron Devices.

[4]  O. Faynot,et al.  Performance of Omega-Shaped-Gate Silicon Nanowire MOSFET With Diameter Down to 8 nm , 2012, IEEE Electron Device Letters.

[5]  Jean-Pierre Colinge,et al.  Device design guidelines for nano-scale MuGFETs , 2007 .

[6]  Jin He,et al.  An Analytical Charge Model for Double-Gate Tunnel FETs , 2012, IEEE Transactions on Electron Devices.

[7]  Daniel Mathiot,et al.  A simple efficient model of parasitic capacitances of deep-submicron LDD MOSFETs , 2002 .

[8]  Gerard Ghibaudo,et al.  Analytical threshold voltage model for lightly doped short-channel tri-gate MOSFETs , 2011 .

[9]  D. Frank,et al.  Generalized scale length for two-dimensional effects in MOSFETs , 1998, IEEE Electron Device Letters.

[10]  O. Faynot,et al.  A Model of Fringing Fields in Short-Channel Planar and Triple-Gate SOI MOSFETs , 2007, IEEE Transactions on Electron Devices.

[11]  H. Momose,et al.  Performance of CMOS circuits with LDD-type NMOSFET's for high density static RAM's , 1984, 1984 International Electron Devices Meeting.

[12]  G. Ghibaudo,et al.  Modeling of the impact of source/drain regions on short channel effects in MOSFETs , 2013, 2013 14th International Conference on Ultimate Integration on Silicon (ULIS).

[13]  Joris Lacord,et al.  Développement de modèles pour l'évaluation des performances circuit des technologies CMOS avancées sub-20nm , 2012 .

[14]  Qiang Chen,et al.  A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs , 2002 .

[15]  Zhiping Yu,et al.  Short-Channel-Effect Modeling of DG-FETs Using Voltage-Doping Transformation Featuring FD/PD Modes , 2009, IEEE Electron Device Letters.

[16]  T. Skotnicki,et al.  The voltage-doping transformation: a new approach to the modeling of MOSFET short-channel effects , 1988, IEEE Electron Device Letters.

[17]  Sarunya Bangsaruntip,et al.  Universality of Short-Channel Effects in Undoped-Body Silicon Nanowire MOSFETs , 2010, IEEE Electron Device Letters.

[18]  C. Hu,et al.  Threshold voltage model for deep-submicrometer MOSFETs , 1993 .

[19]  T. Skotnicki,et al.  Refinement of the Subthreshold Slope Modeling for Advanced Bulk CMOS Devices , 2007, IEEE Transactions on Electron Devices.

[20]  T. Skotnicki,et al.  Anomalous Punchthrough in ULSI Buried-channel P-MOSFETs , 1989, ESSDERC '89: 19th European Solid State Device Research Conference.

[21]  Jean-Pierre Colinge,et al.  Multi-gate SOI MOSFETs , 2007 .

[22]  A. Kostka,et al.  A new analytical method of solving 2D Poisson's equation in MOS devices applied to threshold voltage and subthreshold modeling , 1996 .

[23]  G. Ghibaudo,et al.  Semi-Analytical Modeling of Short-Channel Effects in Si and Ge Symmetrical Double-Gate MOSFETs , 2007, IEEE Transactions on Electron Devices.

[24]  E.J. Nowak,et al.  The effective drive current in CMOS inverters , 2002, Digest. International Electron Devices Meeting,.

[25]  T. Skotnicki,et al.  Electrical performances of retrograde versus conventional profile MOSFETs , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[26]  R. Troutman,et al.  Ion-implanted threshold tailoring for insulated gate field-effect transistors , 1977, IEEE Transactions on Electron Devices.

[27]  Thomas Skotnicki,et al.  Simple and Efficient MASTAR Threshold Voltage and Subthreshold Slope Models for Low-Doped Double-Gate MOSFET , 2012, IEEE Transactions on Electron Devices.

[28]  Michael Graef,et al.  Compact Model for Short-Channel Junctionless Accumulation Mode Double Gate MOSFETs , 2014, IEEE Transactions on Electron Devices.

[29]  Michael Graef,et al.  Two-dimensional modeling of an ultra-thin body single-gate Si Tunnel-FET , 2014, 2014 15th International Conference on Ultimate Integration on Silicon (ULIS).