Graph-based evolutionary design of arithmetic circuits

We present an efficient graph-based evolutionary optimization technique, called evolutionary graph generation (EGG), and the proposed approach is applied to the design of combinational and sequential arithmetic circuits based on parallel counter-tree architecture. The fundamental idea of EGG is to employ general circuit graphs as individuals and manipulate the circuit graphs directly using new evolutionary graph operations without encoding the graphs into other indirect representations, such as the bit strings used in genetic algorithm (GA) proposed by Holland (1992) and trees used in genetic programming (GP) proposed by Koza et al. (1997). In this paper, the EGG system is applied to the design of constant-coefficient multipliers and the design of bit-serial data-parallel adders. The results demonstrate the potential capability of EGG to solve the practical design problems for arithmetic circuits with limited knowledge of computer arithmetic algorithms. The proposed EGG system can help to simplify and speed up the process of designing arithmetic circuits and can produce better solutions to the given problem.

[1]  John J. Grefenstette,et al.  Optimization of Control Parameters for Genetic Algorithms , 1986, IEEE Transactions on Systems, Man, and Cybernetics.

[2]  Takafumi Aoki,et al.  Signed-Weight Arithmetic and Its Application to a Field-Programmable Digital Filter Architecture (Special Issue on Integrated Electronics and New System Paradigms) , 1999 .

[3]  Takafumi Aoki,et al.  High-radix parallel dividers for VLSI signal processing , 1996, VLSI Signal Processing, IX.

[4]  Takafumi Aoki,et al.  Evolutionary graph generation system with symbolic verification for arithmetic circuit design , 2000 .

[5]  Lawrence. Davis,et al.  Handbook Of Genetic Algorithms , 1990 .

[6]  Naofumi Homma.  Evolutionary synthesis of fast constant-coefficient multipliers , 2000 .

[7]  Takafumi Aoki,et al.  Beyond-Binary Arithmetic: Algorithms and VLSI Implementations. , 2000 .

[8]  Marco Tomassini,et al.  A phylogenetic, ontogenetic, and epigenetic view of bio-inspired hardware systems , 1997, IEEE Trans. Evol. Comput..

[9]  Isamu Kajitani,et al.  Variable length chromosome GA for evolvable hardware , 1996, Proceedings of IEEE International Conference on Evolutionary Computation.

[10]  Takafumi Aoki,et al.  Radix-2-4-8 CORDIC for Fast Vector Rotation , 2000 .

[11]  Zbigniew Michalewicz,et al.  Parameter control in evolutionary algorithms , 1999, IEEE Trans. Evol. Comput..

[12]  John H. Holland,et al.  Adaptation in Natural and Artificial Systems: An Introductory Analysis with Applications to Biology, Control, and Artificial Intelligence , 1992 .

[13]  G. Sullivan.  Natural and artificial low-level seeing systems - Visual interpretation of known objects in constrained scenes , 1992 .

[14]  Mehrdad Salami,et al.  Evolvable hardware at function level , 1997, Proceedings of 1997 IEEE International Conference on Evolutionary Computation (ICEC '97).

[15]  A. Willson,et al.  A programmable FIR digital filter using CSD coefficients , 1996 .

[16]  Kai Hwang,et al.  Computer arithmetic: Principles, architecture, and design , 1979 .

[17]  David B. Fogel,et al.  Evolutionary Computation: The Fossil Record , 1998 .

[18]  R. Hartley.  Subexpression sharing in filters using canonic signed digit multipliers , 1996 .

[19]  Tatsuo Higuchi,et al.  Real/complex reconfigurable arithmetic using redundant complex number systems , 1997, Proceedings 13th IEEE Sympsoium on Computer Arithmetic.

[20]  John R. Koza,et al.  Automated synthesis of analog electrical circuits by means of genetic programming , 1997, IEEE Trans. Evol. Comput..

[21]  Mitsuo Gen,et al.  Genetic algorithms and engineering design , 1997 .

[22]  Hugo de Garis,et al.  EVOLVABLE HARDWARE Genetic Programming of a Darwin Machine , 1993 .

[23]  Takafumi Aoki,et al.  High-radix CORDIC algorithms for VLSI signal processing , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.

[24]  Bryant A. Julstrom,et al.  What Have You Done for Me Lately? Adapting Operator Probabilities in a Steady-State Genetic Algorithm , 1995, ICGA.

[25]  H. Samueli,et al.  A 200-MHz all-digital QAM modulator and demodulator in 1.2- mu m CMOS for digital radio applications , 1991 .