Design for Reliability of Wafer Level Packages

Wafer level packages are one of the most advanced packaging concepts. It combines the advantages of flip chip with conventional surface mount technologies. In recent years we have seen a tremendous growth in the application of wafer level packages, both in quantities as well as in the number of products where they are implemented. The technology is, however, not without it's challenges with 1st and 2nd level reliability issues. For instance, the limit on the size of wafer level packages has to do with the 2nd level, or solder bump, reliability. This paper highlights our major research and development results on understanding and enhancing the 1st and 2nd level reliability of wafer level packages using combined experimental and virtual prototyping (thermal, mechanical and thermo-mechanical) techniques. Typical 1st level reliability problems within wafer level packages are cracking of repassivation materials, fatigue of bond over active pads, and cracks within the under bump metallisation. To investigate the physics of failure for these problems, dedicated parametric finite element models are constructed including the thin IC layers. Different repassivation materials and different structures are explored to their potential reliability benefits. By combining the experimental results with reliability prediction models and advanced simulation-based optimisation methods, the complete wafer level package design space in terms of distance from neutral point, PCB thickness, PCB copper layout, and use of improved structures is explored. Our numerical results explain the experimentally obtained reliability results for the effects of package size and PCB thickness. Even more, they indicate that by properly designing the copper layout in the PCB, a 10-20% improvement can be achieved for the WLP 2nd level reliability

[1]  Ji-Cheng Lin,et al.  Design and analysis of wafer-level CSP with a double-pad structure , 2005 .

[2]  Sheng Liu,et al.  IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING BOARD OF GOVERNORS (Continued on back cover) President , 2004 .

[3]  A. Syed.  Accumulated creep strain and energy density based thermal fatigue life prediction models for SnAgCu solder joints , 2004, 2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546).

[4]  H. Walter,et al.  Constitutive behaviour of lead-free solders vs. lead-containing solders-experiments on bulk specimens and flip-chip joints , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[5]  H.-J. Albrecht,et al.  CSP BOARD LEVEL RELIABILITY-RESULTS , 2000 .

[6]  J. W. Meredith,et al.  Microelectronics reliability , 1988, IEEE Region 5 Conference, 1988: 'Spanning the Peaks of Electrotechnology'.

[7]  S.F. Popelar.  A parametric study of flip chip reliability based on solder fatigue modelling , 1997, Twenty First IEEE/CPMT International Electronics Manufacturing Technology Symposium Proceedings 1997 IEMT Symposium.

[8]  Guoqi Zhang,et al.  Response surface modeling for nonlinear packaging stresses , 2003 .

[9]  A. R. Syed.  Thermal fatigue reliability enhancement of plastic ball grid array (PBGA) packages , 1996, 1996 Proceedings 46th Electronic Components and Technology Conference.

[10]  W. D. van Driel,et al.  Packaging Induced Die Stresses—Effect of Chip Anisotropy and Time-Dependent Behavior of a Molding Compound , 2003 .

[11]  P. Garrou,et al.  Wafer level chip scale packaging (WL-CSP): an overview , 2000, ECTC 2000.

[12]  W.D. van Driel,et al.  Virtual prototyping and qualification of board level assembly , 2004, Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004) (IEEE Cat. No.04EX971).

[13]  G. Q. Zhang,et al.  The challenges of virtual prototyping and qualification for future microelectronics , 2003, Microelectron. Reliab..

[14]  Bernd Michel,et al.  Reliability Prediction of Area Array Solder Joints , 2003 .

[15]  J. Lau,et al.  Modeling and analysis of 96.5Sn-3.5Ag lead-free solder joints of wafer level chip scale package on buildup microvia printed circuit board , 2002 .

[16]  H. Reichl,et al.  Stress analysis and design optimization of a wafer-level CSP by FEM simulations and experiments , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).