Temperature-Aware Floorplanning of Microarchitecture Blocks with IPC-Power Dependence Modeling and Transient Analysis
暂无分享,去创建一个
[1] Hsien-Hsin S. Lee,et al. Thermal-aware 3D Microarchitectural Floorplanning , 2004 .
[2] Ying Chen,et al. Microarchitecture-aware floorplanning using a statistical design of experiments approach , 2005, Proceedings. 42nd Design Automation Conference, 2005..
[3] Roland E. Wunderlich,et al. SMARTS: accelerating microarchitecture simulation via rigorous statistical sampling , 2003, 30th Annual International Symposium on Computer Architecture, 2003. Proceedings..
[4] Manish Gupta,et al. Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors , 2000, IEEE Micro.
[5] Kevin Skadron,et al. A Case for Thermal-Aware Floorplanning at the Microarchitectural Level , 2005, J. Instr. Level Parallelism.
[6] John L. Henning. SPEC CPU2000: Measuring CPU Performance in the New Millennium , 2000, Computer.
[7] Stephen H. Gunther,et al. Managing the Impact of Increasing Microprocessor Power Consumption , 2001 .
[8] Margaret Martonosi,et al. Wattch: a framework for architectural-level power analysis and optimizations , 2000, Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat. No.RS00201).
[9] Narayanan Vijaykrishnan,et al. Thermal-aware floorplanning using genetic algorithms , 2005, Sixth international symposium on quality electronic design (isqed'05).
[10] Sachin S. Sapatnekar,et al. Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach , 2003, ICCAD.
[11] Margaret J. Robertson,et al. Design and Analysis of Experiments , 2006, Handbook of statistics.
[12] Ying Chen,et al. Comparing simulation techniques for microarchitecture-aware floorplanning , 2006, 2006 IEEE International Symposium on Performance Analysis of Systems and Software.
[13] Svetlana P. Kartashev,et al. Memory Allocations for Multiprocessor Systems That Incorporate Content-Addressable Memories , 1984, IEEE Transactions on Computers.
[14] Sarita V. Adve,et al. The impact of technology scaling on lifetime reliability , 2004, International Conference on Dependable Systems and Networks, 2004.
[15] Todd M. Austin,et al. The SimpleScalar tool set, version 2.0 , 1997, CARN.
[16] Jason Cong,et al. Microarchitecture evaluation with floorplanning and interconnect pipelining , 2005, ASP-DAC.
[17] Charlie Chung-Ping Chen,et al. 3-D Thermal-ADI: a linear-time chip level transient thermal simulator , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[18] Yao-Wen Chang,et al. Joint exploration of architectural and physical design spaces with thermal consideration , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..
[19] Igor L. Markov,et al. Fixed-outline floorplanning through better local search , 2001, Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001.
[20] Margaret Martonosi,et al. Phase characterization for power: evaluating control-flow-based and event-counter-based techniques , 2006, The Twelfth International Symposium on High-Performance Computer Architecture, 2006..
[21] Lei He,et al. Floorplanning optimization with trajectory piecewise-linear model for pipelined interconnects , 2004, Proceedings. 41st Design Automation Conference, 2004..
[22] Margaret Martonosi,et al. Dynamic thermal management for high-performance microprocessors , 2001, Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture.
[23] Hsien-Hsin S. Lee,et al. Profile-guided microarchitectural floor planning for deep submicron processor design , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[24] Sachin S. Sapatnekar,et al. Electrothermal analysis and optimization techniques for nanoscale integrated circuits , 2006, Asia and South Pacific Conference on Design Automation, 2006..
[25] Kevin Skadron,et al. Temperature-aware microarchitecture , 2003, ISCA '03.
[26] Veronica Czitrom,et al. One-Factor-at-a-Time versus Designed Experiments , 1999 .
[27] Theo Ungerer,et al. Transistor count and chip-space estimation of simplescalar-based microprocessor model , 2001 .
[28] Noel Menezes,et al. Repeater scaling and its impact on CAD , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[29] Jason Cong,et al. A thermal-driven floorplanning algorithm for 3D ICs , 2004, ICCAD 2004.
[30] Jason Cong,et al. A thermal-driven floorplanning algorithm for 3D ICs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..