A Detailed Model of a half bridge IGBT Power Module Based on the Analytical Calculation and Measurement for EMC Study

The parasitic parameters of an IGBT power module cause various problems, especially for electromagnetic compatibility (EMC) concerns. The high-variations in voltage and current produced by the inductances/capacitances near switches in the transient process are the main sources of high-frequency electromagnetic interference (EMI). To overcome the problems, the parasitic parameters of the module should be accurately characterized. In this paper, a precise detailed model of a commercial half-bridge IGBT module is presented. It includes the parasitic inductances of leads, bond wires, DBC plates, and the parasitic capacitances of the module and IGBTs. The new simplified analytical equations to calculate the partial inductance and parasitic capacitance are proposed and compared with ANSYS Q3D results. To evaluate the accuracy of the model, all the parameters are also derived from a two-port measurement-based parasitic extraction method. The results show an acceptable match between the simulated and experimental values. Finally, the proposed model is implemented by state-space dynamic coupling in ANSYS Simplorer circuit simulator, and a double-pulse test circuit is used to verify the model. By comparing the simulated current and voltage waveforms with experiment, it is proved that the proposed model is applicable to simulate the switching transients for EMC study.

[1]  N. Taghizadegan Kalantari,et al.  Analysis and Design of a New Single Switch Non-Isolated Buck-Boost dc-dc Converter , 2020 .

[2]  Mohammad Farhadi-Kangarlu,et al.  Design of A Single-Phase Transformerless Grid-Connected PV Inverter Considering Reduced Leakage Current and LVRT Grid Codes , 2020 .

[3]  Simon S. Ang,et al.  Electromagnetic Interference Simulations for Wide-Bandgap Power Electronic Modules , 2016, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[4]  Iñigo Kortabarria,et al.  Analysis of impedance and current distributions in parallel IGBT design , 2017, 2017 IEEE 26th International Symposium on Industrial Electronics (ISIE).

[5]  C. Paul.  Inductance: Loop and Partial , 2009 .

[6]  Keiji Wada,et al.  Design of Acceptable Stray Inductance Based on Scaling Method for Power Electronics Circuits , 2017, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[7]  Hirofumi Akagi,et al.  Modeling of a silicon-carbide MOSFET with focus on internal stray capacitances and inductances, and its verification , 2017, 2017 IEEE Applied Power Electronics Conference and Exposition (APEC).

[8]  K. Hasegawa,et al.  Mutual inductance influence to switching speed and TDR measurements for separating self- and mutual inductances in the package , 2019, 2019 31st International Symposium on Power Semiconductor Devices and ICs (ISPSD).

[9]  N. Oswald,et al.  An Experimental Investigation of the Tradeoff between Switching Losses and EMI Generation With Hard-Switched All-Si, Si-SiC, and All-SiC Device Combinations , 2014, IEEE Transactions on Power Electronics.

[10]  Jih-Sheng Lai,et al.  Characterization of power electronics system interconnect parasitics using time domain reflectometry , 1998 .

[11]  Z. John Shen,et al.  A New Characterization Technique for Extracting Parasitic Inductances of SiC Power MOSFETs in Discrete and Module Packages Based on Two-Port S-Parameters Measurement , 2018, IEEE Transactions on Power Electronics.

[12]  I. Josifovic,et al.  Improving SiC JFET Switching Behavior Under Influence of Circuit Parasitics , 2012, IEEE Transactions on Power Electronics.

[13]  J. Kolar,et al.  EMI Filter Volume Minimization of a Three-Phase, Three-Level T-Type PWM Converter System , 2017, IEEE Transactions on Power Electronics.

[14]  Fei Wang,et al.  Electrical Performance Advancement in SiC Power Module Package Design With Kelvin Drain Connection and Low Parasitic Inductance , 2019, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[15]  Ulrike Grossner,et al.  Highly accurate virtual dynamic characterization of discrete SiC power devices , 2017, 2017 29th International Symposium on Power Semiconductor Devices and IC's (ISPSD).

[16]  Johann W. Kolar,et al.  Analysis and design of a 1200 V All-SiC planar interconnection power module for next generation more electrical aircraft power electronic building blocks , 2017 .

[17]  Tamar Makharashvili,et al.  A Measurement-Based Model of the Electromagnetic Emissions From a Power Inverter , 2015, IEEE Transactions on Power Electronics.

[18]  Kazunori Hasegawa,et al.  Mutual inductance measurement for power device package using time domain reflectometry , 2016, 2016 IEEE Energy Conversion Congress and Exposition (ECCE).

[19]  Liyu Yang,et al.  Measurement-Based Method to Characterize Parasitic Parameters of the Integrated Power Electronics Modules , 2007, IEEE Transactions on Power Electronics.

[20]  Kexin Wei,et al.  An Improved Behavior Model for IGBT Modules Driven by Datasheet and Measurement , 2020, IEEE Transactions on Electron Devices.

[21]  Cheng-Kok Koh,et al.  Exact closed-form formula for partial mutual inductances of rectangular conductors , 2003 .

[22]  Hao Ma,et al.  Dynamic Electrothermal Model of Paralleled IGBT Modules With Unbalanced Stray Parameters , 2017, IEEE Transactions on Power Electronics.

[23]  Hamed Gorginpour,et al.  Analytical Calculation of the Equivalent Circuit Parameters of Non-Salient Pole Large Synchronous Generators , 2021 .

[24]  Leon M. Tolbert,et al.  Temperature-Dependent Characterization, Modeling, and Switching Speed-Limitation Analysis of Third-Generation 10-kV SiC MOSFET , 2018, IEEE Transactions on Power Electronics.

[25]  A. E. Ruehii.  Inductance Calculations in a Complex Integrated Circuit Environment , 2002 .

[26]  A. Dastfan,et al.  An Integrated EMI Choke With Improved DM Inductance , 2021, IEEE Transactions on Power Electronics.

[27]  Khai D. T. Ngo,et al.  Simulation and Characterization of Cross-Turn-On Inside a Power Module of Paralleled SiC MOSFETs , 2017, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[28]  Andrew N. Lemmon,et al.  Improved Methodology for Parasitic Characterization of High-Performance Power Modules , 2020, IEEE Transactions on Power Electronics.

[29]  François Costa,et al.  Dynamic electric model for IGBT power module based on Q3D® and Simplorer®: 3D Layout design, stray inductance estimation, experimental verifications , 2016, 2016 International Conference on Electrical Systems for Aircraft, Railway, Ship Propulsion and Road Vehicles & International Transportation Electrification Conference (ESARS-ITEC).

[30]  Jannick Kjaer Jorgensen,et al.  Impact of Power Module Parasitic Capacitances on Medium-Voltage SiC MOSFETs Switching Transients , 2020, IEEE Journal of Emerging and Selected Topics in Power Electronics.

[31]  Stig Munk-Nielsen,et al.  A Fast-Switching Integrated Full-Bridge Power Module Based on GaN eHEMT Devices , 2019, IEEE Transactions on Power Electronics.

[32]  J. Kolar,et al.  Closed-Loop di/dt and dv/dt IGBT Gate Driver , 2015 .

[33]  Herbert Reichl,et al.  Analytical Models for Calculating the Inductances of Bond Wires in Dependence on their Shapes, Bonding Parameters, and Materials , 2015, IEEE Transactions on Electromagnetic Compatibility.

[35]  B. Sarlioglu,et al.  Comprehensive Study of the Performance of SiC MOSFET-Based Automotive DC–DC Converter Under the Influence of Parasitic Inductance , 2016, IEEE Transactions on Industry Applications.

[36]  Fan Zhang,et al.  Voltage Suppression in Wire-Bond-Based Multichip Phase-Leg SiC MOSFET Module Using Adjacent Decoupling Concept , 2017, IEEE Transactions on Industrial Electronics.

[37]  M. Farhadi-Kangarlu,et al.  Performance Improvement of Single-Phase Transformerless Grid-Connected PV Inverters Regarding Common-Mode Voltage (CMV) and LVRT , 2019 .