A Wide-band 2-path cross-coupled sigma delta ADC

The performance of a sigma-delta ADC can be increased by increasing one or more of the main three parameters, over-sampling ratio, the order of the modulators and the number of bits used. Increasing each of these parameters presents a degree of challenge (i.e., the increase in the over-sampling ratio is limited by the technology and the power consumption requirement). This paper presents a new method to obtain 2nd order noise shaping from two 1st order, time interleaved modulators by applying cross-coupling of quantization noise between the two paths. The proposed sigma- delta ADC is implemented in 90 nm CMOS technology.

[1]  Xieting Ling,et al.  Cascaded parallel oversampling sigma-delta modulators , 2000 .

[2]  Ian Galton,et al.  Parallel delta-sigma A/D conversion , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[3]  Antonio Torralba,et al.  Time-interleaved multirate sigma-delta modulators , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[4]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Franco Maloberti,et al.  Time-interleaved sigma-delta modulator using output prediction scheme , 2004, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[7]  Andrea Baschirotto,et al.  Behavioral modeling of switched-capacitor sigma-delta modulators , 2003 .

[8]  Ian Galton,et al.  Oversampling parallel delta-sigma modulator A/D conversion , 1996 .

[9]  Terri S. Fiez,et al.  A Nyquist-rate delta-sigma A/D converter , 1998 .

[10]  F. Maloberti.  Architectures and Design Methodologies for Very Low Power and Power Effective A/D Converters , 2006, 2006 IEEE North-East Workshop on Circuits and Systems.

[11]  Bang-Sup Song,et al.  A fourth-order bandpass delta-sigma modulator with reduced numbers of op amps , 1995 .

[12]  I. Kale,et al.  Efficient architectures for time-interleaved oversampling delta-sigma converters , 2000 .

[13]  I. Kale,et al.  Novel topologies for time-interleaved delta-sigma modulators , 2000 .

[14]  Ian Galton,et al.  A robust parallel delta-sigma A/D converter architecture , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[15]  Terri S. Fiez,et al.  An area efficient time-interleaved parallel delta-sigma A/D converter , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[16]  Ian Galton,et al.  Delta-Sigma modulator based A/D conversion without oversampling , 1995 .

[17]  Roberto H. Bamberger,et al.  Combining subband decomposition and sigma delta modulation for wideband A/D conversion , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[18]  R. Schreier,et al.  Delta-sigma data converters : theory, design, and simulation , 1997 .

[19]  David A. Johns,et al.  Time-interleaved oversampling convertors , 1993 .