A 3.2GS/s 4.55b ENOB two-step subranging ADC in 45nm SOI CMOS

A 3.2GS/s two-step subranging ADC is implemented in a 45nm SOI-CMOS technology. The measured ENOB is 4.55b at 1.6GHz. The IIP3 is -1.1dBm. The power consumption is 22mW from a 1.05V voltage supply for a FOM of 290fJ/ conversion-step. The chip occupies an active area of 0.07mm2.

[1]  Marinette Besson,et al.  A 40GS/s 6b ADC in 65nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[2]  M El-Chammas,et al.  A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew Calibration , 2011, IEEE Journal of Solid-State Circuits.

[3]  Thomas Krause,et al.  A 12.5Gb/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[4]  Yung-Hui Chung,et al.  A 16-mW 8-Bit 1-GS/s subranging ADC in 55nm CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.

[5]  Jean-Olivier Plouchart,et al.  A 4GS/s, 8.45 ENOB and 5.7fJ/conversion, digital assisted, sampling system in 45nm CMOS SOI , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).