Testing Strategy and Technique for Macro-Based Circuits
暂无分享,去创建一个
[1] Paolo Prinetto,et al. PART: Programmable Array Testing Based on a Partitioning Algorithm , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[2] Ron Ayres. Silicon Compilation-A Hierarchical Use of PLAs , 1979, 16th Design Automation Conference.
[3] Wilfried Daehn,et al. A Hardware Approach to Self-Testing of Large Programmable Logic Arrays , 1981, IEEE Transactions on Computers.
[4] Thomas W. Williams,et al. A logic design structure for LSI testability , 1977, DAC '77.
[5] Kozo Kinoshita,et al. A Design of Programmable Logic Arrays with Universal Tests , 1981, IEEE Transactions on Computers.
[6] Philip C. Treleaven,et al. VLSI Processor Architectures , 1982, Computer.
[7] J. Rowson,et al. A structured design methodology and associated software tools , 1981 .
[8] Peter S. Bottorff,et al. Test generation for large logic networks , 1977, DAC '77.
[9] Jacob A. Abraham,et al. DESIGN OF PLAS WITH CONCURRENT ERROR DETECTION. , 1982 .
[10] J. Paul Roth,et al. Diagnosis of automata failures: a calculus and a method , 1966 .
[11] Jacob A. Abraham,et al. Efficient Algorithms for Testing Semiconductor Random-Access Memories , 1978, IEEE Transactions on Computers.
[12] Lynn Conway,et al. Introduction to VLSI systems , 1978 .