Survey on developing data acquisition system using ZYNQ architecture

Design of Data Acquisition (DAQ) system is always remains topic of research and development for custom requirements from the environments. This paper represents exploratory analysis of the various system components and their performance parameters. The baseline performance parameters are power requirement, computing capabilities, interface data rates, miniaturization requirements and others. Based on the baseline performance requirements of DAQ system, major system components are quantified and proposed design has adopted Xilinx Zynq 7000 based System on Chip(SoC) which consists of dual-Cortex A9 CPU and an Artix-7 family Field Programmable Gate Arrays(FPGA). At the end of paper, the design of compact instrument based on Zynq7000 SoC is finalized, which satisfies the functional needs and specifications of data acquisition, storage, processing and communication for high speed data acquisition system in a compact package.

[1]  Miao Changyun,et al.  Acquisition board design of high-speed image data based on ARM and FPGA , 2010, 2010 International Conference On Computer Design and Applications.

[2]  Anju P Raju.  High Speed Data Acquisition System with Ethernet Interface , 2012 .

[3]  Luca Benini,et al.  Energy and performance exploration of accelerator coherency port using Xilinx ZYNQ , 2013 .

[4]  Pinky J. Brahmbhatt,et al.  USB based high speed data acquisition system , 2015, 2015 5th Nirma University International Conference on Engineering (NUiCONE).

[5]  Yi Yuan,et al.  Research and development of a portable data acquisition and analysis system based on ARM and DSP , 2010, 2010 2nd International Conference on Advanced Computer Control.

[6]  Rikin J Nayak,et al.  Comparison of Accelerator Coherency Port (ACP) and High Performance Port (HP) for Data Transfer in DDR Memory Using Xilinx ZYNQ SoC , 2017 .

[8]  Dennis Silage,et al.  Statistical performance of the ARM cortex A9 accelerator coherency port in the xilinx zynq SoC for real-time applications , 2015, 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig).

[9]  Volkmar Schulz,et al.  Software-Based Real-Time Acquisition and Processing of PET Detector Raw Data , 2016, IEEE Transactions on Biomedical Engineering.

[10]  Nitin Meena,et al.  FPGA Design and Implementation of Matrix Multiplication Architecture by PPI-MO Techniques , 2013 .

[11]  Rong Hu,et al.  The design of the interface for camera link and DM642 , 2010, 2010 Chinese Control and Decision Conference.

[12]  Louise H. Crockett,et al.  The Zynq Book: Embedded Processing with the Arm Cortex-A9 on the Xilinx Zynq-7000 All Programmable Soc , 2014 .