Noise performance improvement through optimized stacked layer of liner structure around the TSV in 3D IC

In this paper, we proposed a novel stacked layer of liner structure around the TSV's and verified its performance on noise coupling between them. The performance of proposed structure with different materials and thickness were optimized and verified with respect to the noise coupling reduction. The obtained results show almost equal noise reduction performance of around 40% with the Teflon-Cu-Teflon and BCB-Cu-BCB as liner material structure. Due to TSV fabrication issues industries are preferring Via-middle process and also Teflon have low melting point. Hence we have chosen with optimized BCB thicknesses of 30 nm as dielectric and Cu with 90 nm as metal. And also we observed that by decreasing the dielectric materials thicknesses compared with the metal we get more improved noise coupling between the TSV's in 3D IC. From the obtained results we inherent that the above structure will improve the noise coupling performance in 3D IC.

[1]  Joungho Kim,et al.  TSV modeling and noise coupling in 3D IC , 2010, 3rd Electronics System Integration Technology Conference ESTC.

[2]  Shiv Govind Singh,et al.  TSV noise coupling in 3D IC using guard ring , 2015, 2015 International 3D Systems Integration Conference (3DIC).

[3]  Junho Lee,et al.  Modeling and Analysis of Through-Silicon Via (TSV) Noise Coupling and Suppression Using a Guard Ring , 2011, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[4]  Joungho Kim,et al.  Guard ring effect for through silicon via (TSV) noise coupling reduction , 2010, 2010 IEEE CPMT Symposium Japan.

[5]  Kaustav Banerjee,et al.  3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.

[6]  R. Gutmann,et al.  Wafer Level 3-D ICs Process Technology , 2008 .

[7]  Zheyao Wang,et al.  Thermal and Electrical Properties of BCB-Liner Through-Silicon Vias , 2014, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[8]  Shiro Dosho,et al.  Isolation Techniques Against Substrate Noise Coupling Utilizing Through Silicon Via (TSV) Process for RF/Mixed-Signal SoCs , 2012, IEEE Journal of Solid-State Circuits.

[9]  Peter Ramm,et al.  Handbook of 3D integration : technology and applications of 3D integrated circuits , 2012 .