On Synthesis of Easily Testable (k, K) Circuits

A (k, K) circuit is one which can be decomposed into nonintersecting blocks of gates where each block has no more than K external inputs, such that the graph formed by letting each block be a node and inserting edges between blocks if they share a signal line, is a partial k-tree. (k, K) circuits are special in that they have been shown to be testable in time polynomial in the number of gates in the circuit, and are useful if the constants k and K are small. We demonstrate a procedure to synthesise (k, K) circuits from a special class of Boolean expressions.

[1]  Nageswara S. V. Rao,et al.  On Polynomial-Time Testable Combinational Circuits , 1994, IEEE Trans. Computers.

[2]  Derek G. Corneil,et al.  Complexity of finding embeddings in a k -tree , 1987 .

[3]  Jan van Leeuwen,et al.  Graph Algorithms , 1991, Handbook of Theoretical Computer Science, Volume A: Algorithms and Complexity.

[4]  Paul D. Seymour,et al.  Graph minors. III. Planar tree-width , 1984, J. Comb. Theory B.

[5]  Ephraim Korach,et al.  Tree-Width, Path-Widt, and Cutwidth , 1993, Discret. Appl. Math..

[6]  Vishwani D. Agrawal,et al.  Neural Models and Algorithms for Digital Testing , 1991 .

[7]  Kurt Keutzer,et al.  Why is ATPG easy? , 1999, DAC '99.

[8]  Hideo Fujiwara,et al.  The Complexity of Fault Detection Problems for Combinational Logic Circuits , 1982, IEEE Transactions on Computers.

[9]  Stefan Arnborg,et al.  Linear time algorithms for NP-hard problems restricted to partial k-trees , 1989, Discret. Appl. Math..