Sequence-Aware Watermark Design for Soft IP Embedded Processors

This paper describes a design approach for incorporating sequence-aware watermarks in soft intellectual property (IP) embedded processors. The influence of watermark sequence parameters on detection, area, and power overheads is examined, and consequently a method for incorporating sequence-aware watermarks in soft IP embedded processors is proposed. The intrinsic parameters of sequences, such as the activity factor and the overlapping factor, are introduced, and their impact on correlation results is demonstrated. Measurement and application-specified integrated circuits validate the design approach and demonstrate the resulting IP protection and subsequent costs for constrained embedded processors. Results presented in this paper show that the tradeoff occurs between the watermark robustness against third-party IP attacks and hardware implementation costs. The analysis of this tradeoff is provided, and an application specific watermark implementation is proposed.

[1]  Dick James,et al.  The State-of-the-Art in IC Reverse Engineering , 2009, CHES.

[2]  J.D. Carothers,et al.  IP protection for VLSI designs via watermarking of routes , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[3]  Xilinx Family.  Efficient Shift Registers, LFSR Counters, and Long Pseudo- Random Sequence Generators , 1996 .

[4]  Gang Qu.  Publicly detectable techniques for the protection of virtual components , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[5]  Sofiène Tahar,et al.  A Robust FSM Watermarking Scheme for IP Protection of Sequential Circuit Design , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  Zhiqiang Gao,et al.  Constraint-based watermarking technique for hard IP core protection in physical layout design level , 2004, Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004..

[7]  Luis Parrilla,et al.  Protection of microprocessor-based cores for FPL devices , 2010, 2010 VI Southern Programmable Logic Conference (SPL).

[8]  Jean-Jacques Quisquater,et al.  ElectroMagnetic Analysis (EMA): Measures and Counter-Measures for Smart Cards , 2001, E-smart.

[9]  Dhruva Acharyya,et al.  Detecting Trojans Through Leakage Current Analysis Using Multiple Supply Pad ${I}_{\rm DDQ}$s , 2010, IEEE Transactions on Information Forensics and Security.

[10]  Edoardo Charbon,et al.  Watermarking-based copyright protection of sequential functions , 1999 .

[11]  Gang Qu,et al.  Publicly detectable watermarking for intellectual property authentication in VLSI design , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Miodrag Potkonjak,et al.  Behavioral synthesis techniques for intellectual property protection , 2005, TODE.

[13]  James Myers,et al.  Clock-modulation based watermark for protection of embedded processors , 2014, 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Zhiqiang Gao,et al.  A watermarking technique for hard IP protection in post-layout design level , 2007, 2007 7th International Conference on ASIC.

[15]  Sofiène Tahar,et al.  Fragile IP Watermarking Techniques , 2008, 2008 NASA/ESA Conference on Adaptive Hardware and Systems.

[16]  PlusquellicJim,et al.  Detecting Trojans through leakage current analysis using multiple supply pad IDDQS , 2010 .

[17]  Christof Paar,et al.  Detecting Software Theft in Embedded Systems: A Side-Channel Approach , 2012, IEEE Transactions on Information Forensics and Security.

[18]  Edoardo Charbon,et al.  Watermarking Techniques for Electronic Circuit Design , 2002, IWDW.

[19]  C. Hua,et al.  A new algorithm to optimize Barker code sidelobe suppression filters , 1990 .

[20]  Reinhold P. Weicker.  Benchmarking in context : Dhrystone , 2002 .

[21]  Christophe Clavier,et al.  Correlation Power Analysis with a Leakage Model , 2004, CHES.

[22]  S. Hanus,et al.  CCK and Barker Coding Implementation in IEEE 802.11b Standard , 2007, 2007 17th International Conference Radioelektronika.

[23]  Miodrag Potkonjak,et al.  Constraint-based watermarking techniques for design IP protection , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Peter R. Wilson,et al.  Power analysis detectable watermarks for protecting intellectual property , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[25]  Mark Mohammad Tehranipoor,et al.  RON: An on-chip ring oscillator network for hardware Trojan detection , 2011, 2011 Design, Automation & Test in Europe.

[26]  Peter Alfke,et al.  Efficient Shift Registers, LFSR Counters, and Long Pseudo Random Sequence Generators , 1995 .

[27]  Miodrag Potkonjak,et al.  Local watermarks: methodology and application to behavioral synthesis , 2003, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[28]  Sylvain Guilley,et al.  Electromagnetic Radiations of FPGAs: High Spatial Resolution Cartography and Attack on a Cryptographic Module , 2009, TRETS.

[29]  Jürgen Teich,et al.  Power Signature Watermarking of IP Cores for FPGAs , 2008, J. Signal Process. Syst..

[30]  Tingyuan Nie,et al.  A post layout watermarking method for IP protection , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[31]  Chip-Hong Chang,et al.  A hybrid watermarking scheme for sequential functions , 2011, 2011 IEEE International Symposium of Circuits and Systems (ISCAS).

[32]  Zhiqiang Gao,et al.  IP protection platform based on watermarking technique , 2009, 2009 10th International Symposium on Quality Electronic Design.

[33]  Miodrag Potkonjak,et al.  Effective iterative techniques for fingerprinting design IP , 1999, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[34]  Jürgen Teich,et al.  FPGA core watermarking based on power signature analysis , 2006, 2006 IEEE International Conference on Field Programmable Technology.

[35]  Antonio García,et al.  IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[36]  Sofiène Tahar,et al.  A public-key watermarking technique for IP designs , 2005, Design, Automation and Test in Europe.

[37]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[38]  Christof Paar,et al.  Side-channel based watermarks for integrated circuits , 2010, 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).

[39]  Ronald L. Rivest,et al.  The MD5 Message-Digest Algorithm , 1992, RFC.

[40]  Kaushik Roy,et al.  Hardware Trojan Detection by Multiple-Parameter Side-Channel Analysis , 2013, IEEE Transactions on Computers.

[41]  Robert C. Aitken,et al.  Low Power Methodology Manual - for System-on-Chip Design , 2007 .