论文信息 - Millimeter-Wave CMOS On-Chip Dipole Antenna Design Optimization

Millimeter-Wave CMOS On-Chip Dipole Antenna Design Optimization

This paper presents an optimized design of a millimeter-wave on-chip dipole antenna using CMOS process. The serious flaw of the antenna using CMOS process is low radiation efficiency because of high permittivity and conductivity. To overcome the weakness, we need to widen radiation area in air and optimize distance between an antenna and a reflector. The radiation efficiency and bandwidth of the designed antenna are respectively 16.5 % and 22.3 % at 80 GHz. Systematic methods are attempt to analyze an effect on the antenna radiation efficiency. To widen radiation area in air, substrate cut angle and distance between the antenna and chip edge are adjusted. In addition, to optimize distance between an antenna and reflector, substrate thickness and distance between the antenna and a circuit ground plane are adjusted.

[1] Lei Zhu,et al. An Efficient CMOS On-Chip Antenna Structure for System in Package Transceiver Applications , 2007, 2007 IEEE Radio and Wireless Symposium.

[2] Jae-Sung Rieh,et al. Technology and design considerations for millimeter-wave circuits , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.

[3] Vwani P. Roychowdhury,et al. RF/wireless interconnect for inter- and intra-chip communications , 2001, Proc. IEEE.

[4] P Sen,et al. The Next Wireless Wave is a Millimeter Wave , 2022 .

[5] Eli Yablonovitch,et al. Radiation properties of a planar antenna on a photonic-crystal substrate , 1993 .

[6] G.M. Rebeiz,et al. A 24-GHz high-gain Yagi-Uda antenna array , 2004, IEEE Transactions on Antennas and Propagation.

[7] Cheng-Ying Hsu,et al. A 60-GHz Millimeter-Wave CPW-Fed Yagi Antenna Fabricated by Using 0.18- $\mu\hbox{m}$ CMOS Technology , 2008, IEEE Electron Device Letters.