Smart Communication Network design with application of Energy Efficient Digital Clock for Monitoring of Time -To-Live (TTL)
暂无分享,去创建一个
Gaurav Verma | Abhishek Shrivastava | Rahul | Tarun Singhal | Palash Jain | T. Singhal | A. Shrivastava | Gaurav D. Verma | Palash Jain | Rahul
[1] Gaurav Verma,et al. Low Power Techniques for Digital System Design , 2015 .
[2] Gaurav Verma,et al. SSTL IO Standard Based Low Power Arithmetic Design Using Calana Kalanabhyam on FPGA , 2016 .
[3] Tanesh Kumar,et al. Thermal Mechanics Based Energy Efficient FIR Filter for Digital Signal Processing , 2014 .
[4] Amanpreet Kaur,et al. Green ECG Machine Design Using Different Logic Families , 2015, 2015 Fifth International Conference on Communication Systems and Network Technologies.
[5] Tanesh Kumar,et al. Simulation of HSTL IO standard based energy efficient Punjabi Unicode reader on FPGA , 2014, 2014 International Conference on Open Source Systems & Technologies.
[6] Tanesh Kumar,et al. Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA , 2014, Wirel. Pers. Commun..
[7] Amanpreet Kaur,et al. Energy Efficient Counter Design Using Voltage Scaling on FPGA , 2015, 2015 Fifth International Conference on Communication Systems and Network Technologies.
[8] Tanesh Kumar,et al. IoTs Enable Active Contour Modeling Based Energy Efficient and Thermal Aware Object Tracking on FPGA , 2015, Wirel. Pers. Commun..
[9] Sushant Shekhar,et al. Capacitance Scaling With Different IO Standard Based Energy Efficient Bio-Medical Wrist Watch Design on 28nm FGPA , 2015, BSBT 2015.
[10] B. Pandey,et al. Simulation of HSTL I/O standard based energy efficient frame buffer for digital image processor , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).
[11] CTHS Based Energy Efficient Thermal Aware Image ALU Design on FPGA , 2015, Wirel. Pers. Commun..