Smart Communication Network design with application of Energy Efficient Digital Clock for Monitoring of Time -To-Live (TTL)

We are using term smart in two contexts, one context it is able to monitor Time to Live (TTL) with integration of digital clock in network and other context is energy efficiency that comes with design of energy efficient digital clock using HSTL IO standards available on Virtex-5 FPGA. Digital clock will trigger alarm when it current value reaches nearer to TTL and alarm will continue when it goes beyond TTL. This work also deals with a research gap that electronics designer never bother about selection of Input Output Standards. Current researcher focus only on efficient coding but never focus on selection of energy efficient IO standards. After testing and implementation phase of digital clock, we conclude that HSTL-II is the most efficient in term of energy efficiency and HSTL-III18 is the least efficient in term of energy efficiency.

[1]  Gaurav Verma,et al.  Low Power Techniques for Digital System Design , 2015 .

[2]  Gaurav Verma,et al.  SSTL IO Standard Based Low Power Arithmetic Design Using Calana Kalanabhyam on FPGA , 2016 .

[3]  Tanesh Kumar,et al.  Thermal Mechanics Based Energy Efficient FIR Filter for Digital Signal Processing , 2014 .

[4]  Amanpreet Kaur,et al.  Green ECG Machine Design Using Different Logic Families , 2015, 2015 Fifth International Conference on Communication Systems and Network Technologies.

[5]  Tanesh Kumar,et al.  Simulation of HSTL IO standard based energy efficient Punjabi Unicode reader on FPGA , 2014, 2014 International Conference on Open Source Systems & Technologies.

[6]  Tanesh Kumar,et al.  Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA , 2014, Wirel. Pers. Commun..

[7]  Amanpreet Kaur,et al.  Energy Efficient Counter Design Using Voltage Scaling on FPGA , 2015, 2015 Fifth International Conference on Communication Systems and Network Technologies.

[8]  Tanesh Kumar,et al.  IoTs Enable Active Contour Modeling Based Energy Efficient and Thermal Aware Object Tracking on FPGA , 2015, Wirel. Pers. Commun..

[9]  Sushant Shekhar,et al.  Capacitance Scaling With Different IO Standard Based Energy Efficient Bio-Medical Wrist Watch Design on 28nm FGPA , 2015, BSBT 2015.

[10]  B. Pandey,et al.  Simulation of HSTL I/O standard based energy efficient frame buffer for digital image processor , 2014, 2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE).

[11]  CTHS Based Energy Efficient Thermal Aware Image ALU Design on FPGA , 2015, Wirel. Pers. Commun..