17.2 A 64kb 16nm asynchronous disturb current free 2-port SRAM with PMOS pass-gates for FinFET technologies
暂无分享,去创建一个
Hidehiro Fujiwara | Jonathan Chang | Shien-Yang Wu | Hung-Jen Liao | Yen-Huei Chen | Jhon-Jhy Liaw | Chih-Yung Lin | Mu-Chi Chiang | Kao-Cheng Lin | Dar Sun | Li-Wen Wang | Shin-Rung Wu | Shien-Yang Wu | M. Chiang | J. Liaw | H. Fujiwara | Kao-Cheng Lin | Chih-Yung Lin | Jonathan Chang | Yen-Huei Chen | H. Liao | D. Sun | Li-Wen Wang | Shin-Rung Wu
[1] James Tschanz,et al. Capacitive-coupling wordline boosting with self-induced VCC collapse for write VMIN reduction in 22-nm 8T SRAM , 2012, 2012 IEEE International Solid-State Circuits Conference.
[2] Hidehiro Fujiwara,et al. A 28nm high density 1R/1W 8T-SRAM macro with screening circuitry against read disturb failure , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.
[3] M. Nomura,et al. Multi-step word-line control technology in hierarchical cell architecture for scaled-down high-density SRAMs , 2010, 2010 Symposium on VLSI Circuits.
[4] T. Iwasaki,et al. A 45-nm single-port and dual-port SRAM family with robust read/write stabilizing circuitry under DVFS environment , 2008, 2008 IEEE Symposium on VLSI Circuits.
[5] Sreedhar Natarajan,et al. 13.5 A 16nm 128Mb SRAM in high-κ metal-gate FinFET technology with write-assist circuitry for low-VMIN applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[6] Shien-Yang Wu,et al. A 16nm FinFET CMOS technology for mobile SoC and computing applications , 2013 .