Algorithms for ADC Multi-site Test with Digital Input Stimulus

This paper reports two novel algorithms based on time-modulo reconstruction method intended for detection of the parametric faults in analogue-to-digital converters (ADC). In both algorithms, a pulse signal, in its slightly adapted form to allow sufficient time for converter settling, is taken as the test stimulus reliving the burden placed on accuracy requirement of excitation source. The objective of the test scheme is not to completely replace traditional specification-based tests, but to provide a reliable method for early identification of excessive parameter variations in production test that allows quickly discarding of most of the faulty circuits before going through the conventional test. The efficiency of the methods is validated on a 6-bit flash ADC.

[1]  Gordon W. Roberts,et al.  An Introduction to Mixed-Signal IC Test and Measurement , 2000 .

[2]  Leonardo Maria Reyneri,et al.  Fully Digital Optimized Testing and Calibration Technique for \Sigma \Delta ADC's , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[3]  Aubin Roy,et al.  High accuracy stimulus generation for A/D converter BIST , 2002, Proceedings. International Test Conference.

[4]  G. Gronthoud,et al.  Exploring dynamics of embedded ADC through adapted digital input stimuli , 2008, 2008 IEEE 14th International Mixed-Signals, Sensors, and Systems Test Workshop.

[5]  Degang Chen,et al.  Fast implementation of a linearity test approach for high-resolution ADCs using non-linear ramp signals , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  Michiel Steyaert,et al.  A 100 MHz 8 bit CMOS interpolating A/D converter , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[7]  C. Wegener,et al.  Innovation to overcome limitations of test equipment , 2005, Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005..

[8]  Degang Chen,et al.  High-performance ADC linearity test using low-precision signals in non-stationary environments , 2005, IEEE International Conference on Test, 2005..

[9]  Leonardo Reyneri,et al.  Fully digital optimized testing and calibration technique for Σ∆ ADC's , 2007 .

[10]  Hung-Kai Chen,et al.  A self calibrated ADC BIST methodology , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[11]  Degang Chen,et al.  Linearity testing of precision analog-to-digital converters using stationary nonlinear inputs , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[12]  D. M. Hummels,et al.  The modulo time plot-a useful data aquisition diagnostic tool , 1996 .

[13]  L. Carro,et al.  INL and DNL estimation based on noise ADC test , 2003, Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412).