Analyzing the Design Space of Spatial Tensor Accelerators on FPGAs