A 512kB Embedded Phase Change Memory with 416kB/s Write Throughput at 100μA Cell Write Current

An experimental 512kB embedded PCM uses a current-saving architecture in a 0.13μm 1.5V CMOS. The write scheme features a low-write-current resistive device and achieves 416kB/s write-throughput at 100muA cell current. A charge-transfer direct-sense scheme has a 16b parallel read access time of 9.9ns in an array drawing 280μA. A standby voltage scheme suppresses leakage current in the cell current path and increases the measured PCM cell resistance from 3 to 33MΩ.

[1]  Naoki Kitai,et al.  Phase change RAM operated with 1.5-V CMOS as low cost embedded memory , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[2]  J. Otani,et al.  A 1.2V 1Mbit embedded MRAM core with folded bit-line array architecture , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[3]  B. Otis,et al.  PicoRadios for wireless sensor networks: the next challenge in ultra-low power design , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[4]  Guido Torelli,et al.  SET and RESET pulse characterization in BJT-selected phase-change memories , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[5]  K. Shimizu,et al.  A 130 mm/sup 2/ 256 Mb NAND flash with shallow trench isolation technology , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[6]  M. Moniwa,et al.  Ta2O5 Interfacial Layer between GST and W Plug enabling Low Power Operation of Phase Change Memories , 2006, 2006 International Electron Devices Meeting.