A distributive serial multi-bit parallel test scheme for large capacity DRAMs
暂无分享,去创建一个
[1] Saeki Takanori,et al. A Boosted Dual Word-line Decoding Scheme for 256Mb DRAMs , 1992 .
[2] Shigeru Mori,et al. AN ADDRESS MASKABLE PARALLEL TESTING FOR ULTRA HIGH DENSITY DRAMS , 1991, 1991, Proceedings. International Test Conference.
[3] Takanori Saeki,et al. A boosted dual world-line decoding scheme for 256 Mb DRAMs , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.
[4] Y. Nakagome,et al. Circuit techniques for multi-bit parallel testing of 64 Mb DRAMs and beyond , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.