Method and apparatus for stacking DRAMS

A memory device, comprising: a plurality of integrated dynamic random access memory ( "DRAM") - circuits are stacked in a vertical direction and having a memory core of a plurality of cells that can be accessed at a first speed on the; and an integrated interface circuit for interfacing between the DRAM integrated circuits, and a memory bus at a rate that is greater than the first speed.