Efficient partial enhanced scan for high coverage delay testing

The architectural limitations of traditional scan restrict the two pattern delay tests that can be applied to a design, resulting in degraded delay test coverage. The use of enhanced scan flip-flops can alleviate this problem by supporting arbitrary delay test vector pairs, but at very high area overhead. Earlier work[13], using a Monte-Carlo simulation based flip-flop selection procedure on the smaller benchmark circuits has shown that most of the TDF coverage benefits of full enhanced scan can be achieved by using only 20–30% enhanced scan flip-flops. However, Monte-Carlo simulation to obtain signal probabilities to identify flip-flops that have poor controllability is not practical for large circuits. We present a new, computationally efficient method for selecting the enhanced scan flip-flops that leverages commercial testability tools by using easy to compute SCOAP [6] testability measures. Furthermore, our method substantially improves on the earlier partial enhanced scan results by developing a methodology for eliminating some of the poor controllability flip-flops as candidates for enhanced scan through analysis of signal constraints due to the circuit structure. We also discover additional flip-flops that display strong dependencies between the V1 and V2 vectors during LOC tests that were missed in [13]. The result is a computationally efficient selection method that identifies only those flip-flops where the dependency between the V1 and V2 vectors in LOC tests limits TDF coverage. Our results show that only 10–20% enhanced scan flip-flops can support high quality delay tests.

[1]  Nick Kanopoulos,et al.  Flip-flop sharing in standard scan path to enhance delay fault testing of sequential circuits , 1995, Proceedings of the Fourth Asian Test Symposium.

[2]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[3]  Srinivas Patil,et al.  Skewed-Load Transition Test: Part II, Coverage , 1992, Proceedings International Test Conference 1992.

[4]  Srinivas Patil,et al.  On broad-side delay test , 1994, Proceedings of IEEE VLSI Test Symposium.

[5]  Gefu Xu,et al.  Flip-flop Selection to Maximize TDF Coverage with Partial Enhanced Scan , 2007, 16th Asian Test Symposium (ATS 2007).

[6]  Kaushik Roy,et al.  A Novel Low-overhead Delay Testing Technique for Arbitrary Two-Pattern Test Application , 2005, Design, Automation and Test in Europe.

[7]  Kaushik Roy,et al.  First level hold: a novel low-overhead delay fault testing technique , 2004 .

[8]  Irith Pomeranz,et al.  Methods for improving transition delay fault coverage using broadside tests , 2005, IEEE International Conference on Test, 2005..

[9]  Kurt Keutzer,et al.  A Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits , 1991, 1991, Proceedings. International Test Conference.

[10]  Jacob Savir,et al.  Skewed-Load Transition Test: Part I, Calculus , 1992, Proceedings International Test Conference 1992.

[11]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[12]  Wenlong Wei,et al.  Low Overhead Partial Enhanced Scan Technique for Compact and High Fault Coverage Transition Delay Test Patterns , 2008, 2008 13th European Test Symposium.

[13]  Adit D. Singh,et al.  Fast test application technique without fast scan clocks , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[14]  Kenneth M. Butler,et al.  Scan-based transition fault testing - implementation and low cost test challenges , 2002, Proceedings. International Test Conference.