Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs

CMOS folded source-coupled logic (FSCL) uses a smaller logic voltage swing ( Delta V/sub L/ approximately=0.2 V/sub dd/) than conventional static logic and achieves a smaller power-delay product at high operating frequencies. By using current-steering techniques in fully-differential FSCL circuits to maintain a constant power supply current, digital switching noise is reduced by 30-300 times compared to conventional CMOS static logic. Measured results are presented for FSCL gates fabricated in a 2- mu m CMOS process, and simulated results with a standard 1- mu m process are used to compare the power, delay, and switching noise characteristics of FSCL and static logic with 5.0-, 3.3-, and 2.0-V power supplies. >

[1]  Bedrich J. Hosticka,et al.  The art of analog circuit design in a digital VLSI world , 1990, IEEE International Symposium on Circuits and Systems.

[2]  Hendrikus J. M. Veendrick,et al.  Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits , 1984 .

[3]  J. Lohstroh.  Devices and circuits for bipolar (V)LSI , 1982 .

[4]  L. M. DeVito,et al.  A 300-MHz BiCMOS serial data transceiver , 1993 .

[5]  B.M.J. Kup,et al.  A bit-stream digital-to-analog converter with 18-b resolution , 1991 .

[6]  David L. Pulfrey,et al.  A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[7]  W. N. Schnaitter,et al.  A 170-MHz CMOS pixel processor for windowing graphics , 1992 .

[8]  Sayfe Kiaei,et al.  CMOS source-coupled logic for mixed-mode VLSI , 1990, IEEE International Symposium on Circuits and Systems.

[9]  D.J. Allstot,et al.  A high performance low power CMOS channel filter , 1980, IEEE Journal of Solid-State Circuits.

[10]  P.R. Gray,et al.  MOS operational amplifier design-a tutorial overview , 1982, IEEE Journal of Solid-State Circuits.

[11]  David J. Allstot,et al.  Synthesis techniques for CMOS folded source-coupled logic circuits , 1992 .

[12]  L. D. Smith,et al.  A 27MHz Mixed Analog/digital Magnetic Recording Channel DSP Using Partial Response Signalling With Maximum Likelihood Detection , 1991, 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[13]  B. Wooley,et al.  Experimental results and modeling techniques for switching noise in mixed-signal integrated circuits , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[14]  H. A. Leopold,et al.  A monolithic CMOS 20-b analog-to-digital converter , 1991 .

[15]  R. A. Rohrer,et al.  A new efficient method for the transient simulation of three-dimensional interconnect structures , 1990, International Technical Digest on Electron Devices.

[16]  S. Masui.  Simulation of substrate coupling in mixed-signal MOS circuits , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[17]  Eric A. Vittoz.  The Design of High-Performance Analog Circuits on Digital CMOS Chips , 1985 .

[18]  E. Swanson,et al.  A monolithic 20 b delta-sigma A/D converter , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[19]  David J. Allstot,et al.  A substrate-referenced data-conversion architecture , 1991 .

[20]  Rob A. Rutenbar,et al.  Power distribution synthesis for analog and mixed-signal ASICs in RAIL , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[21]  G. H. Warren,et al.  Noise, crosstalk and distortion in mixed analog/digital integrated circuits , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[22]  D. J. Allstot,et al.  Rapid simulation of substrate coupling effects in mixed-mode ICs , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.