Stability Analysis for Fast Settling Switched Digital Phase-Locked Loops (DPLLs)