SAFT-PHENIC: a thermal-aware microring fault-resilient photonic NoC
暂无分享,去创建一个
[1] Ben A. Abderazek,et al. Hybrid silicon-photonic network-on-chip for future generations of high-performance many-core systems , 2015, The Journal of Supercomputing.
[2] Alberto García Ortiz,et al. A decentralised, autonomous, and congestion-aware thermal monitoring infrastructure for photonic network-on-chip , 2015, 2015 10th International Symposium on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC).
[3] Venkatesh Akella,et al. Resilient microring resonator based photonic networks , 2011, 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[4] Moustafa Mohamed,et al. Silicon Nanophotonics for Many-Core On-Chip Networks , 2013 .
[5] Yu Zhang,et al. Firefly: illuminating future network-on-chip with nanophotonics , 2009, ISCA '09.
[6] Vincenzo Catania,et al. Application Specific Routing Algorithms for Networks on Chip , 2009, IEEE Transactions on Parallel and Distributed Systems.
[7] Kevin Skadron,et al. HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Jung Ho Ahn,et al. Devices and architectures for photonic chip-scale integration , 2009 .
[9] Zhe Wang,et al. System-Level Modeling and Analysis of Thermal Effects in WDM-Based Optical Networks-on-Chip , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Yuki Tanaka,et al. On the Design of a Fault-Tolerant Photonic Network-on-Chip , 2015, 2015 IEEE International Conference on Systems, Man, and Cybernetics.
[11] Rajeev J Ram,et al. Low Power Thermal Tuning of Second-order Microring Resonators , 2007, 2007 Conference on Lasers and Electro-Optics (CLEO).
[12] Ben A. Abderazek,et al. Microring fault-resilient photonic network-on-chip for reliable high-performance many-core systems , 2017, The Journal of Supercomputing.
[13] Ansheng Liu,et al. Silicon-on-insulator eight-channel optical multiplexer based on a cascade of asymmetric Mach-Zehnder interferometers. , 2008, Optics letters.
[14] G. Lo,et al. Vertically Stacked Multilayer Photonics on Bulk Silicon Toward Three-Dimensional Integration , 2016, Journal of Lightwave Technology.
[15] K. Bergman,et al. Photonic interconnection network architectures using wavelength-selective spatial routing for chip-scale communications , 2012, IEEE/OSA Journal of Optical Communications and Networking.
[16] M. Lipson,et al. CMOS-compatible athermal silicon microring resonators. , 2009, Optics express.
[17] Vincenzo Catania,et al. Bandwidth-aware routing algorithms for networks-on-chip platforms , 2009, IET Comput. Digit. Tech..
[18] Andrew B. Kahng,et al. ORION 2.0: A Power-Area Simulator for Interconnection Networks , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[19] T. Kaneko,et al. Wavelength trimming of a microring resonator filter by means of a UV sensitive polymer overlay , 1999, IEEE Photonics Technology Letters.
[20] Nikolaos Hardavellas,et al. Parka: Thermally Insulated Nanophotonic Interconnects , 2015, NOCS.
[21] Pradheep Khanna Kaliraj,et al. Reliability-performance trade-offs in photonic NOC architectures , 2013 .
[22] Luca P. Carloni,et al. PhoenixSim: A simulator for physical-layer analysis of chip-scale photonic interconnection networks , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[23] Jiang Xu,et al. On the Impact of Crosstalk Noise in Optical Networks-on-Chip , 2014 .
[24] Stephen P. Boyd,et al. Graph Implementations for Nonsmooth Convex Programs , 2008, Recent Advances in Learning and Control.
[25] P. Dumon,et al. Silicon microring resonators , 2012 .
[26] Yuichi Okuyama,et al. Efficient Router Architecture, Design and Performance Exploration for Many-Core Hybrid Photonic Network-on-Chip (2D-PHENIC) , 2015, 2015 2nd International Conference on Information Science and Control Engineering.
[27] Xi Chen,et al. Reliability Modeling and Management of Nanophotonic On-Chip Networks , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[28] Fei-Yi Hung,et al. IMPROVEMENT IN THERMAL DEGRADATION OF ZnO PHOTODETECTOR BY EMBEDDING SILVER OXIDE NANOPARTICLES , 2013 .
[29] Yi Xu,et al. A power-aware adaptive routing scheme for network on a chip , 2007, 2007 7th International Conference on ASIC.
[30] R. C. Tiberio,et al. Temperature tuning of microcavity ring and disk resonators at 1.5-/spl mu/m , 1997, Conference Proceedings. LEOS '97. 10th Annual Meeting IEEE Lasers and Electro-Optics Society 1997 Annual Meeting.
[31] Yuichi Okuyama,et al. Non-blocking electro-optic network-on-chip router for high-throughput and low-power many-core systems , 2015, 2015 World Congress on Information Technology and Computer Applications (WCITCA).
[32] Wei Zhang,et al. Systematic Analysis of Crosstalk Noise in Folded-Torus-Based Optical Networks-on-Chip , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[33] Chi-Ying Tsui,et al. A thermal-aware application specific routing algorithm for Network-on-Chip design , 2011, 16th Asia and South Pacific Design Automation Conference (ASP-DAC 2011).
[34] Daniele Rezzonico,et al. Electro–optically tunable microring resonators in lithium niobate , 2007, 0705.2392.
[35] Ben A. Abderazek,et al. Hybrid Photonic NoC Based on Non-Blocking Photonic Switch and Light-Weight Electronic Router , 2015, 2015 IEEE International Conference on Systems, Man, and Cybernetics.
[36] Xin Fu,et al. Aurora: A thermally resilient photonic network-on-chip architecture , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).
[37] Sudeep Pasricha,et al. Crosstalk Mitigation for High-Radix and Low-Diameter Photonic NoC Architectures , 2015, IEEE Design & Test.
[38] Ben A. Abderazek,et al. Contention-Free Routing for Hybrid Photonic Mesh-Based Network-on-Chip Systems , 2015, 2015 IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip.
[39] Shaahin Hessabi,et al. Topology exploration of a thermally resilient wavelength-based ONoC , 2017, J. Parallel Distributed Comput..
[40] Venkatesh Akella,et al. Addressing system-level trimming issues in on-chip nanophotonic networks , 2011, 2011 IEEE 17th International Symposium on High Performance Computer Architecture.
[41] Akram Ben Ahmed,et al. FTTDOR: Microring Fault-resilient Optical Router for Reliable Optical Network-on-Chip Systems , 2015, 2015 IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip.
[42] Wei Zhang,et al. Modeling and Analysis of Thermal Effects in Optical Networks-on-Chip , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.
[43] Sudeep Pasricha,et al. Improving crosstalk resilience with wavelength spacing in photonic crossbar-based network-on-chip architectures , 2015, 2015 IEEE 58th International Midwest Symposium on Circuits and Systems (MWSCAS).
[44] Ian O'Connor,et al. Thermal aware design method for VCSEL-based on-chip optical interconnect , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).