Session A3: Architectural and logic synthesis