Heuristics for Routing and Spiral Run-time Task Mapping in NoC-based Heterogeneous MPSOCs

This paper describes a new Spiral Dynamic Task Mapping heuristic for mapping applications onto NoC-based Heterogeneous MPSoC. The heuristic proposed in this paper attempts to map the tasks of an applications that are most related to each other in spiral manner and to find the best possible path load that minimizes the communication overhead. In this context, we have realized a simulation environment for experimental evaluations to map applications with varying number of tasks onto an 8x8 NoC-based Heterogeneous MPSoCs platform, we demonstrate that the new mapping heuristics with the new modified dijkstra routing algorithm proposed are capable of reducing the total execution time and energy consumption of applications when compared to state-of the-art run-time mapping heuristics reported in the literature.

[1]  J. Teich,et al.  Run time mapping of adaptive applications onto homogeneous NoC-based reconfigurable architectures , 2009, 2009 International Conference on Field-Programmable Technology.

[2]  Xiaobo Sharon Hu,et al.  Task scheduling and voltage selection for energy minimization , 2002, DAC '02.

[3]  Jörg Henkel,et al.  ADAM: Run-time agent-based distributed application mapping for on-chip communication , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[4]  Amit Kumar Singh,et al.  Efficient Heuristics for Minimizing Communication Overhead in NoC-based Heterogeneous MPSoC Platforms , 2009, 2009 IEEE/IFIP International Symposium on Rapid System Prototyping.

[5]  Ahmad Khademzadeh,et al.  DSM: A Heuristic Dynamic Spiral Mapping algorithm for network on chip , 2008, IEICE Electron. Express.

[6]  Yingtao Jiang,et al.  A power-aware mapping approach to map IP cores onto NoCs under bandwidth and latency constraints , 2010, TACO.

[7]  Lothar Thiele,et al.  Dynamic and adaptive allocation of applications on MPSoC platforms , 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC).

[8]  Gerard J. M. Smit,et al.  Mapping streaming applications on a reconfigurable MPSoC platform at run-time , 2007, 2007 International Symposium on System-on-Chip.

[9]  Radu Marculescu,et al.  User-Aware Dynamic Task Allocation in Networks-on-Chip , 2008, 2008 Design, Automation and Test in Europe.

[10]  Ney Laert Vilar Calazans,et al.  Evaluation of static and dynamic task mapping algorithms in NoC-based MPSoCs , 2009, 2009 International Symposium on System-on-Chip.

[11]  Amit Kumar Singh,et al.  Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms , 2010, J. Syst. Archit..

[12]  Radu Marculescu,et al.  Incremental run-time application mapping for homogeneous NoCs with multiple voltage levels , 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[13]  Dongkun Shin,et al.  Power-aware communication optimization for networks-on-chips with voltage scalable links , 2004, International Conference on Hardware/Software Codesign and System Synthesis, 2004. CODES + ISSS 2004..

[14]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[15]  Ahmad Khademzadeh,et al.  Spiral: A heuristic mapping algorithm for network on chip , 2007, IEICE Electron. Express.

[16]  Alexandre M. Amory,et al.  Multi-task dynamic mapping onto NoC-based MPSoCs , 2011, SBCCI '11.

[17]  Gerard J. M. Smit,et al.  Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSOC) , 2007, 2008 Design, Automation and Test in Europe.

[18]  Alexander Hall,et al.  Energy efficient application mapping to NoC processing elements operating at multiple voltage levels , 2009, 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip.

[19]  Chia-Ming Wu,et al.  Integrated Mapping and Scheduling for Circuit-Switched Network-on-Chip Architectures , 2008, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008).

[20]  E. Carvalho,et al.  Congestion-aware task mapping in heterogeneous MPSoCs , 2008, 2008 International Symposium on System-on-Chip.

[21]  Yingtao Jiang,et al.  Power-Aware Mapping for Network-on-Chip Architectures under Bandwidth and Latency Constraints , 2009, 2009 Fourth International Conference on Embedded and Multimedia Computing.

[22]  G.J.M. Smit,et al.  Run-time Mapping of Applications to a Heterogeneous SoC , 2005, 2005 International Symposium on System-on-Chip.

[23]  Ahmad Khademzadeh,et al.  Crinkle: A heuristic mapping algorithm for network on chip , 2009, IEICE Electron. Express.

[24]  Fernando Gehm Moraes,et al.  Dynamic Task Mapping for MPSoCs , 2010, IEEE Design & Test of Computers.