Test chip for inductance characterization and modeling for sub-100nm X architecture and Manhattan chip design

This paper deals with the measurement and modeling of on-chip interconnect inductance in a VLSI chip fabricated using a sub-100 nm copper (Cu) CMOS process. A test chip was designed and fabricated in a 90 nm process node, to study the inductive effects, with various inductive return paths, including substrate, co-planar structures, power grids, and random structures. S parameter measurements were made on these structures to extract wire inductance and skin effect. It was observed that the presence of CMP dummy metal fills influences the inductive behavior and skin effect of the Cu process. Inductive effects for Cu interconnects are then compared with previous studies on aluminum (Al) interconnect at 130 nm. This is followed by a discussion on the significance of inductance effects in sub-100 nm X architecture chip design.

[1]  W. R. Eisenstadt,et al.  S-parameter-based IC interconnect transmission line characterization , 1992 .

[2]  W. R. Eisenstadt,et al.  High-speed VLSI interconnect modeling based on S-parameter measurements , 1993 .

[3]  Kwyro Lee,et al.  High-frequency on-chip inductance model , 2002, IEEE Electron Device Letters.

[4]  Robert W. Dutton,et al.  High-frequency characterization of on-chip digital interconnects , 2002, IEEE J. Solid State Circuits.

[5]  B. Benna,et al.  A new approach to characterize substrate losses of on-chip inductors , 2001, ICMTS 2001. Proceedings of the 2001 International Conference on Microelectronic Test Structures (Cat. No.01CH37153).

[6]  D. P. Neikirk,et al.  Experimental determination of the importance of inductance in sub-micron microstrip lines , 1999, Proceedings of the IEEE 1999 International Interconnect Technology Conference (Cat. No.99EX247).

[7]  S. Shah,et al.  Test chip characterization of X architecture diagonal lines for SoC design , 2004, Proceedings of the 2004 International Conference on Microelectronic Test Structures (IEEE Cat. No.04CH37516).

[8]  Jae-Kyung Wee,et al.  A study of underlayer geometry effects on interconnect line characteristics through S-parameter measurements , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).