An 8-b 800-MHz DAC
暂无分享,去创建一个
An 8-b video DAC which performs conversions at 800 MHz is reported. A double poly-Si emitter self-aligned process and a 64-b MSB (most significant bit) range are used. A multiple-level emitter-coupled logic MEL decoder circuit and multiplexed data inputs are used to enhance the speed and to lower the glitch impulse. Rise and fall times are less than 380 ps for high-speed operation. Power dissipation is 750 mW with a -4.5-V supply voltage. >
[1] J. Price. Enhanced emitter-coupled logic (EECL) , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.
[2] J.A. Schoeff. An inherently monotonic 12 bit DAC , 1979, IEEE Journal of Solid-State Circuits.
[3] Masao Hotta,et al. A 500MHz 8b DAC , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.