A novel method for forming gate spacer and its effects on the W/WN/sub x//poly-Si gate stack