Hardware Design of Quasi-Cyclic Low-Density Parity-Check Encoder Based on a Novel RC-Scheme