Investigation of Temperature Dependence, Device Scalability, and Modeling of Semifloating-Gate Transistor Memory Cell

A semifloating-gate transistor had been proposed and its memory function has been demonstrated recently. In this paper, we further investigate its temperature dependency, device scalability, and device modeling. The high-temperature behavior is studied by measuring its endurance, retention, and disturbance immunity at 85 °C. The device scalability down to the 14-nm technology node is investigated by simulation. Its macrodevice model for circuit design is also developed. Finally, a memory array with the specific peripheral circuits is designed using the device model developed in this paper.

[1]  L. Risch,et al.  Planar gain cell for low voltage operation and gigabit memories , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.

[2]  A. Nitayama,et al.  Future directions for DRAM memory cell technology , 1998, International Electron Devices Meeting 1998. Technical Digest (Cat. No.98CH36217).

[3]  Kinam Kim,et al.  DRAM technology perspective for gigabit era , 1998 .

[4]  H. Koike,et al.  Embedded DRAM technology: past, present and future , 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453).

[5]  S. Okhonin,et al.  A capacitor-less 1T-DRAM cell , 2002, IEEE Electron Device Letters.

[6]  K. McStay,et al.  Scaling deep trench based eDRAM on SOI to 32nm and Beyond , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[7]  Takashi Ohsawa,et al.  Overview and future challenges of floating body RAM (FBRAM) technology for 32 nm technology node and beyond , 2009 .

[8]  Xi Lin,et al.  A Semi-Floating Gate Transistor for Low-Voltage Ultrafast Memory and Sensing Operation , 2013, Science.

[9]  T. Ma.  FEDRAM: A capacitor-less DRAM based on ferroelectric-gated field-effect transistor , 2014, 2014 IEEE 6th International Memory Workshop (IMW).