FPGA Based Implementation of Real-Time Video Watermarking Chip

In this paper, we propose a real-time video watermarking chip and system which is hardware based watermark embedding system of SD/HD (standard definition/high definition) video with STRATIX2 FPGA device from ALTERA. There was little visual artifact due to watermarking in subjective quality evaluation between the original video and the watermarked one. Embedded watermark was all extracted after a robustness test called natural video attacks such as A/D (analog/digital) conversion and MPEG compression. Our implemented watermarking hardware system can be useful in movie production and broadcasting companies that requires real-time based copyright protection system.

[1]  Paul J. Shlichta,et al.  Higher-dimensional Hadamard matrices , 1979, IEEE Trans. Inf. Theory.

[2]  Robert B. Ash,et al.  Information Theory , 2020, The SAGE International Encyclopedia of Mass Media and Society.

[3]  Deepa Kundur,et al.  VLSI implementation of a real-time video watermark embedder and detector , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[4]  Ingemar J. Cox,et al.  Digital Watermarking , 2003, Lecture Notes in Computer Science.

[5]  Stefan Winkler,et al.  A vision-based masking model for spread-spectrum image watermarking , 2002, IEEE Trans. Image Process..

[6]  J. Vandewege,et al.  Implementation of a real-time digital watermarking process for broadcast monitoring on a TriMedia VLIW processor , 2000 .

[7]  M. Kutter Watermaking resisting to translation, rotation, and scaling , 1998 .

[8]  U.C. Niranjan,et al.  ASIC for digital color image watermarking , 2004, 3rd IEEE Signal Processing Education Workshop. 2004 IEEE 11th Digital Signal Processing Workshop, 2004..

[9]  Saraju P. Mohanty,et al.  VLSI implementation of invisible digital watermarking algorithms towards the development of a secure JPEG encoder , 2003, 2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).