论文信息 - Analysis of p/sup +/ poly Si double-gate thin-film SOI MOSFETs

Analysis of p/sup +/ poly Si double-gate thin-film SOI MOSFETs

The authors have fabricated planar p/sup +/ poly Si double-gate thin-film SOI (silicon-on-insulator) nMOSFETs using wafer bonding. The fabricated devices have shown a transconductance, Gm, exceeding twice that of the single-gate SOI-MOSFET. It was confirmed that conduction in the double-gate SOI MOSFET originates from a fully flat potential and charge injection. An analytical model developed by the authors has displayed electrical characteristics that agree well with those of the fabricated devices.<<ETX>>

Tetsu Tanaka | S. Ando | Hiroshi Horie | S. Hijiya

[1] K. Yamaguchi,et al. A mobility model for carriers in the MOS inversion layer , 1983, IEEE Transactions on Electron Devices.

[2] H. Tango,et al. Two-dimensional simulation and measurement of high-performance MOSFETs made on a very thin SOI film , 1989 .

[3] T. Sekigawa,et al. Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate , 1984 .

[4] F. Balestra,et al. Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance , 1987, IEEE Electron Device Letters.

[5] J. Colinge. Subthreshold slope of thin-film SOI MOSFET's , 1986, IEEE Electron Device Letters.

[6] K. Tokunaga,et al. Increased drain saturation current in ultra-thin silicon-on-insulator (SOI) MOS transistors , 1988, IEEE Electron Device Letters.