A multiplier chip with multiple-valued bidirectional current-mode logic circuits
暂无分享,去创建一个
[1] K. Wayne Current. High Density Integrated Computing Circuitry with Multiple Valued Logic , 1980, IEEE Transactions on Computers.
[2] Algirdas Avizienis,et al. Signed-Digit Numbe Representations for Fast Parallel Arithmetic , 1961, IRE Trans. Electron. Comput..
[3] J. Greene,et al. A CMOS 32b Wallace tree multiplier-accumulator , 1986, 1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[4] Louis P. Rubinfield. A Proof of the Modified Booth's Algorithm for Multiplication , 1975, IEEE Transactions on Computers.
[5] Y. Tarui,et al. Diffusion Self-Aligned Enhance-Depletion MOS-IC (DSA-ED-MOS-IC) , 1970 .
[6] Stanley L. Hurst,et al. Multiple-Valued Logic—its Status and its Future , 1984, IEEE Transactions on Computers.
[7] Michael A. Soderstrand,et al. Residue number system arithmetic: modern applications in digital signal processing , 1986 .
[8] Edward J. McCluskey,et al. Multivalued Integrated Injection Logic , 1977, IEEE Transactions on Computers.
[9] S. Kawahito,et al. VLSI-oriented bi-directional current-mode arithmetic circuits based on the Radix-4 signed-digit number system , 1986 .
[10] Michitaka Kameyama,et al. Design and implementation of quaternary NMOS integrated circuits for pipelined image processing , 1987 .
[11] A. Avizeinis,et al. Signed Digit Number Representations for Fast Parallel Arithmetic , 1961 .