Square topology: A novel topology for NoCs
暂无分享,去创建一个
Reza Sabbaghi-Nadooshan | Hossein Doroud | Mahsa Ghorbanian | R. Sabbaghi‐Nadooshan | Hossein Doroud | M. Ghorbanian
[1] Tobias Bjerregaard,et al. A survey of research and practices of Network-on-chip , 2006, CSUR.
[2] M. Coppola,et al. Spidergon: a novel on-chip communication network , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..
[3] Axel Jantsch,et al. Network on Chip , 2002 .
[4] Partha Pratim Pande,et al. Performance evaluation and design trade-offs for network-on-chip interconnect architectures , 2005, IEEE Transactions on Computers.
[5] Radu Marculescu,et al. Energy- and Performance-Aware Mapping for , 2005 .
[6] Hamid Sarbazi-Azad,et al. XMulator: A Listener-Based Integrated Simulation Platform for Interconnection Networks , 2007, First Asia International Conference on Modelling & Simulation (AMS'07).
[7] Sudhakar Yalamanchili,et al. Interconnection Networks , 2011, Encyclopedia of Parallel Computing.
[8] Simon W. Moore,et al. The design and implementation of a low-latency on-chip network , 2006, Asia and South Pacific Conference on Design Automation, 2006..