Leakage power considerations in actively running blocks
暂无分享,去创建一个
[1] Mohamed I. Elmasry,et al. A Comparative Study Between Static and Dynamic Sleep Signal Generation Techniques for Leakage Tolerant Designs , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Mahmut T. Kandemir,et al. Leakage Current: Moore's Law Meets Static Power , 2003, Computer.
[3] Kaushik Roy,et al. A single-Vt low-leakage gated-ground cache for deep submicron , 2003, IEEE J. Solid State Circuits.
[4] James Kao,et al. Subthreshold leakage modeling and reduction techniques , 2002, ICCAD 2002.
[5] T. Mudge,et al. Drowsy caches: simple techniques for reducing leakage power , 2002, Proceedings 29th Annual International Symposium on Computer Architecture.
[6] M.I. Elmasry,et al. Leakage aware full adder cell , 2007, 2007 50th Midwest Symposium on Circuits and Systems.
[7] Mohamed I. Elmasry,et al. Low-Power Digital VLSI Design: Circuits and Systems , 1995 .
[8] S. Borkar,et al. Dynamic-sleep transistor and body bias for active leakage power control of microprocessors , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..
[9] W. Badawy,et al. Low-power single-bit full adder cells , 2003, Canadian Journal of Electrical and Computer Engineering.