High-performance approximate half and full adder cells using NAND logic gate

[1]  Kaushik Roy,et al.  Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency , 2010, Design Automation Conference.

[2]  Weikang Qian,et al.  A new approximate adder with low relative error and correct sign calculation , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[3]  Fabrizio Lombardi,et al.  Inexact designs for approximate low power addition by cell replacement , 2016, 2016 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[4]  Jie Han,et al.  Approximate computing: An emerging paradigm for energy-efficient design , 2013, 2013 18th IEEE European Test Symposium (ETS).

[5]  Ronald F. DeMara,et al.  Composite spintronic accuracy-configurable adder for low power Digital Signal Processing , 2017, 2017 18th International Symposium on Quality Electronic Design (ISQED).

[6]  Fabrizio Lombardi,et al.  Design of Approximate Radix-4 Booth Multipliers for Error-Tolerant Computing , 2017, IEEE Transactions on Computers.

[7]  Seok-Bum Ko,et al.  Design of Power and Area Efficient Approximate Multipliers , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Fabrizio Lombardi,et al.  Approximate XOR/XNOR-based adders for inexact computing , 2013, 2013 13th IEEE International Conference on Nanotechnology (IEEE-NANO 2013).

[9]  Fabrizio Lombardi,et al.  A Review, Classification, and Comparative Evaluation of Approximate Arithmetic Circuits , 2017, ACM J. Emerg. Technol. Comput. Syst..

[10]  Krishna V. Palem,et al.  Design and Applications of Approximate Circuits by Gate-Level Pruning , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Yi-Ming Yang,et al.  High-Performance Low-Power Carry Speculative Addition With Variable Latency , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[12]  Fabrizio Lombardi,et al.  Transmission gate-based approximate adders for inexact computing , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[13]  Peter J. Varman,et al.  High performance reliable variable latency carry select addition , 2012, 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[14]  Jacob Nelson,et al.  Approximate storage in solid-state memories , 2013, MICRO-46.

[15]  Li Li,et al.  On error modeling and analysis of approximate adders , 2014, 2014 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[16]  Yong Zhang,et al.  An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems , 2013, 2013 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[17]  Zhaohao Wang,et al.  Approximate computing in MOS/spintronic non-volatile full-adder , 2016, 2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH).

[18]  David Black-Schaffer,et al.  Efficient Embedded Computing , 2008, Computer.

[19]  Qiang Xu,et al.  Approximate Computing: A Survey , 2016, IEEE Design & Test.

[20]  Ravi Nair,et al.  Big data needs approximate computing , 2014, Commun. ACM.

[21]  Kaushik Roy,et al.  Low-Power Digital Signal Processing Using Approximate Adders , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[22]  Kaushik Roy,et al.  Computing approximately, and efficiently , 2015, 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[23]  Andrew B. Kahng,et al.  Accuracy-configurable adder for approximate arithmetic designs , 2012, DAC Design Automation Conference 2012.

[24]  Muhammad Shafique,et al.  Adaptive Approximate Computing in Arithmetic Datapaths , 2018, IEEE Design & Test.

[25]  Kaushik Roy,et al.  Analysis and characterization of inherent application resilience for approximate computing , 2013, 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC).

[26]  Paolo Ienne,et al.  Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design , 2008, 2008 Design, Automation and Test in Europe.

[27]  Qi Wei,et al.  Approximate Adder with Hybrid Prediction and Error Compensation Technique , 2016, 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[28]  Kaushik Roy,et al.  MACACO: Modeling and analysis of circuits for approximate computing , 2011, 2011 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[29]  Fabrizio Lombardi,et al.  New Metrics for the Reliability of Approximate and Probabilistic Adders , 2013, IEEE Transactions on Computers.