Energy and Quality-Aware Multimedia Signal Processing
暂无分享,去创建一个
[1] Kaushik Roy,et al. Scalable effort hardware design: Exploiting algorithmic resilience for energy efficiency , 2010, Design Automation Conference.
[2] Yang Liu,et al. On the selection of arithmetic unit structure in voltage overscaled soft digital signal processing , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).
[3] Kaushik Roy,et al. Parameter Variation Tolerance and Error Resiliency: New Design Paradigm for the Nanoscale Era , 2010, Proceedings of the IEEE.
[4] Kartik Mohanram,et al. Approximate logic circuits for low overhead, non-intrusive concurrent error detection , 2008, 2008 Design, Automation and Test in Europe.
[5] K.A. Bowman,et al. Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation Tolerance , 2009, IEEE Journal of Solid-State Circuits.
[6] Chaitali Chakrabarti,et al. Low energy motion estimation via selective aproximations , 2011, ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors.
[7] Anantha P. Chandrakasan,et al. Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.
[8] Chaitali Chakrabarti,et al. Data-path and memory error compensation technique for low power JPEG implementation , 2011, 2011 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP).
[9] Kaushik Roy,et al. Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[10] Zhi-Hui Kong,et al. Design of Low-Power High-Speed Truncation-Error-Tolerant Adder and Its Application in Digital Signal Processing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[11] Sandeep K. Gupta,et al. Approximate logic synthesis for error tolerant applications , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).
[12] Kaushik Roy,et al. Significance driven computation: a voltage-scalable, variation-aware, quality-tuning motion estimator , 2009, ISLPED.
[13] K. Roy,et al. Design Methodology for Low Power Dissipation and Parametric Robustness through Output Quality Modulation : Application to Color Interpolation Filtering , .
[14] Chaitali Chakrabarti,et al. Techniques for Compensating Memory Errors in JPEG2000 , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[15] Anantha Chandrakasan,et al. Approximate Signal Processing , 1997, J. VLSI Signal Process..
[16] Paolo Ienne,et al. Variable Latency Speculative Addition: A New Paradigm for Arithmetic Circuit Design , 2008, 2008 Design, Automation and Test in Europe.
[17] David Blaauw,et al. Yield-Driven Near-Threshold SRAM Design , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[18] Mihaela van der Schaar,et al. Incremental Refinement of Computation for the Discrete Wavelet Transform , 2007, ICIP.
[19] Babak Falsafi,et al. Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).
[20] Kaushik Roy,et al. Process-Variation Resilient and Voltage-Scalable DCT Architecture for Robust Low-Power Computing , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[21] Ioannis Patras,et al. Incremental Refinement of Image Salient-Point Detection , 2008, IEEE Transactions on Image Processing.
[22] Jane W.-S. Liu,et al. Imprecise Results: Utilizing Partial Comptuations in Real-Time Systems , 1987, RTSS.
[23] Chi-Ying Tsui,et al. Low-power VLSI design for motion estimation using adaptive pixel truncation , 2000, IEEE Trans. Circuits Syst. Video Technol..
[24] Anantha Chandrakasan,et al. Energy scalable system design , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[25] Wei Wu,et al. Improving cache lifetime reliability at ultra-low voltages , 2009, 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO).
[26] Kaushik Roy,et al. Design Methodology for Low Power and Parametric Robustness Through Output-Quality Modulation: Application to Color-Interpolation Filtering , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[27] Kaushik Roy,et al. A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processors , 2009, 2009 46th ACM/IEEE Design Automation Conference.
[28] Sani R. Nassif,et al. Statistical analysis of SRAM cell stability , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[29] Krishna V. Palem,et al. Probabilistic arithmetic and energy efficient embedded signal processing , 2006, CASES '06.
[30] Puneet Gupta,et al. Trading Accuracy for Power in a Multiplier Architecture , 2011, J. Low Power Electron..
[31] Naresh R. Shanbhag,et al. Reliable low-power digital signal processing via reduced precision redundancy , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[32] Kaushik Roy,et al. Dynamic Bit-Width Adaptation in DCT: An Approach to Trade Off Image Quality and Computation Energy , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[33] Trevor Mudge,et al. Razor: a low-power pipeline based on circuit-level timing speculation , 2003, Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36..
[34] Liang-Gee Chen,et al. Analysis and architecture design of variable block-size motion estimation for H.264/AVC , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.
[35] Naresh R. Shanbhag,et al. Dynamic algorithm transforms for low-power reconfigurable adaptive equalizers , 1999, IEEE Trans. Signal Process..
[36] Kevin Zhang. Embedded Memories for Nano-Scale VLSIs , 2009 .
[37] Avesta Sasan,et al. A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error Concealment , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[38] Ahmed M. Eltawil,et al. Low-Power Multimedia System Design by Aggressive Voltage Scaling , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[39] Rob A. Rutenbar,et al. Reducing power by optimizing the necessary precision/range of floating-point arithmetic , 2000, IEEE Trans. Very Large Scale Integr. Syst..
[40] Naresh R. Shanbhag,et al. Error-Resilient Motion Estimation Architecture , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[41] Ram Huggahalli,et al. Impact of Cache Coherence Protocols on the Processing of Network Traffic , 2007, 40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007).
[42] Chaitali Chakrabarti,et al. Memory error compensation techniques for JPEG2000 , 2010, 2010 IEEE Workshop On Signal Processing Systems.
[43] Douglas L. Jones,et al. Stochastic computation , 2010, Design Automation Conference.
[44] John Sartori,et al. Architecting processors to allow voltage/reliability tradeoffs , 2011, 2011 Proceedings of the 14th International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES).
[45] Marilyn Wolf,et al. System-Level Energy Optimization for Error-Tolerant Image Compression , 2010, IEEE Embedded Systems Letters.
[46] Jason Schlessman,et al. Accuracy-aware SRAM: A reconfigurable low power SRAM architecture for mobile multimedia applications , 2009, 2009 Asia and South Pacific Design Automation Conference.
[47] Naresh R. Shanbhag,et al. Soft digital signal processing , 2001, IEEE Trans. Very Large Scale Integr. Syst..
[48] Liang-Gee Chen,et al. Power-aware multimedia: concepts and design perspectives , 2007, IEEE Circuits and Systems Magazine.