Clock gating and clock enable for FPGA power reduction
暂无分享,去创建一个
E. Boemo | J. P. Oliver | J. Curto | D. Bouvier | M. Ramos
[1] Juan M. Meneses,et al. Some Notes on Power Management on FPGA-Based Systems , 1995, FPL.
[2] Yan Zhang,et al. Clock-Gating in FPGAs: A Novel and Comparative Evaluation , 2006, 9th EUROMICRO Conference on Digital System Design (DSD'06).
[3] Dimitrios Soudris,et al. Design and experimentation with low-power morphable multipliers , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.
[4] Luca Benini,et al. Saving power by synthesizing gated clocks for sequential circuits , 1994, IEEE Design & Test of Computers.
[5] Graham M. Megson,et al. Power performance with gated clocks of a pipelined Cordic core , 2003, ASIC, 2003. Proceedings. 5th International Conference on.
[6] Luigi Carro,et al. A new reconfigurable clock-gating technique for low power SRAM-based FPGAs , 2011, 2011 Design, Automation & Test in Europe.
[7] Venkatesh Akella,et al. Automatic insertion of gated clocks at register transfer level , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).
[8] Massoud Pedram,et al. Clock-gating and its application to low power design of sequential circuits , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.
[9] P. J. Schoenmakers,et al. Clock gating on RT-level VHDL , 1998 .
[10] Wayne Luk,et al. The Impact of Pipelining on Energy per Operation in Field-Programmable Gate Arrays , 2004, FPL.
[11] Eduardo Boemo,et al. Power estimations vs. power measurements in Cyclone III devices , 2011, 2011 VII Southern Conference on Programmable Logic (SPL).
[12] Jason Helge Anderson,et al. Clock gating architectures for FPGA power reduction , 2009, 2009 International Conference on Field Programmable Logic and Applications.
[13] Frans Theeuwen,et al. Power Reduction Through Clock Gating by Symbolic Manipulation , 1997 .
[14] Mircea R. Stan,et al. Challenges in clockgating for a low power ASIC methodology , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).