What is stochastic computation?

Stochastic computation [shan-1] is a communications-inspired [shan-2] model of computation for jointly achieving robustness and energy-efficiency in systems implemented in nanoscale processes. Emerging applications, driven by societal needs in security, health and energy [jan], tend to be media/sensory data-intensive with primary emphasis on the extraction of features/models in order to enable cognitive, detection and decision-making tasks. Stochastic computation exploits the somewhat relaxed definition of "correctness" afforded by such applications by incorporating application-awareness and statistical performance metrics (e.g., signal-to-noise ratio (SNR) and bit error-rate (BER) in communications, probability of anomaly detection in biomedical applications and others) into the design of computational platforms. Nanoscale circuit and device fabrics exhibit artifacts such as process, voltage and temperature (PVT) variations, leakage, soft errors, and noise leading to intermittent errors and hence a reliability problem. Stochastic computation matches the error statistics of the underlying circuit fabrics to the statistical performance metrics of emerging applications in order to enhance robustness by orders-of-magnitude and simultaneously achieve significant energy-efficiency. It may seem that stochastic computation may not be applicable to small class of critical applications such as those in finance/banking, flight control systems, and others whereas precise definition of correctness is mandatory. This is until one realizes that the inherent communication mechanisms in such systems are in fact stochastic in nature.

[1]  John Sartori,et al.  Designing a processor from the ground up to allow voltage/reliability tradeoffs , 2010, HPCA - 16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture.

[2]  Yukihide Kohira 国際会議参加報告:Asia and South Pacific Design Automation Conference , 2012 .

[3]  Radu Marculescu,et al.  The Search for Alternative Computational Paradigms , 2008, IEEE Design & Test of Computers.

[4]  Naresh R. Shanbhag,et al.  Energy-efficient signal processing via algorithmic noise-tolerance , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[5]  Jan M. Rabaey,et al.  Workloads of the Future , 2008, IEEE Design & Test of Computers.

[6]  J. von Neumann,et al.  Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[7]  Naresh R. Shanbhag,et al.  Reliable and efficient system-on-chip design , 2004, Computer.

[8]  Quinn Jacobson,et al.  ERSA: error resilient system architecture for probabilistic applications , 2010, DATE 2010.

[9]  Naresh R. Shanbhag,et al.  Soft NMR: Exploiting statistics for energy-efficiency , 2009, 2009 International Symposium on System-on-Chip.

[10]  J. Neumann Probabilistic Logic and the Synthesis of Reliable Organisms from Unreliable Components , 1956 .

[11]  Rouwaida Kanj,et al.  System-level SRAM yield enhancement , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[12]  Douglas L. Jones,et al.  Stochastic Networked Computation , 2010, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Douglas L. Jones,et al.  Stochastic computation , 2010, Design Automation Conference.

[14]  Sachin S. Sapatnekar Proceedings of the 47th Design Automation Conference , 2010, DAC 2010.