MARTE to ΠSDF transformation for data-intensive applications analysis

This paper proposes and validates a new methodology to facilitate the analysis of modern data-intensive applications. A major part of handling the processing needs of these applications consists in using the appropriate Model-of-Computation (MoC) which guarantees accurate performance estimations. Our methodology introduces one major contribution that facilitates the analysis step in the co-design flow. It is based on an intermediate level of abstraction implementing the Parameterized and Interfaced Synchronous Dataflow (ΠSDF) semantics. In the proposed methodology, a system designer models the embedded system using the standardised Modeling and Analysis of Real-Time and Embedded Systems (MARTE) profile. High-level models are then refined towards intermediate level models by following the Model-Driven Engineering (MDE) transformation paradigm. The model-to-model transformation permitting to reach the ΠSDF level starting from a MARTE-compliant model is detailed and validated in this paper. It is shown to facilitate system analysis.

[1]  Edward A. Lee,et al.  Ptolemy: A Framework for Simulating and Prototyping Heterogenous Systems , 2001, Int. J. Comput. Simul..

[2]  Timo Hämäläinen,et al.  UML-based multiprocessor SoC design framework , 2006, TECS.

[3]  Jean-François Nezan,et al.  PiMM: Parameterized and Interfaced dataflow Meta-Model for MPSoCs runtime reconfiguration , 2013, 2013 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS).

[4]  Flávio Rech Wagner,et al.  A model-driven engineering framework for embedded systems design , 2011, Innovations in Systems and Software Engineering.

[5]  Jean A. Peperstraete,et al.  Cycle-static dataflow , 1996, IEEE Trans. Signal Process..

[6]  Sander Stuijk,et al.  Throughput-Buffering Trade-Off Exploration for Cyclo-Static and Synchronous Dataflow Graphs , 2008, IEEE Transactions on Computers.

[7]  Jean-François Nezan,et al.  Memory bounds for the distributed execution of a hierarchical Synchronous Data-Flow graph , 2012, 2012 International Conference on Embedded Computer Systems (SAMOS).

[8]  S. Stuijk.  Predictable mapping of streaming applications on multiprocessors , 2007 .

[9]  Ian Gorton,et al.  The Changing Paradigm of Data-Intensive Computing , 2009, Computer.

[10]  Edward A. Lee,et al.  Dataflow process networks , 1995, Proc. IEEE.

[11]  Sander Stuijk,et al.  Scenario-aware dataflow: Modeling, analysis and implementation of dynamic applications , 2011, 2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[12]  Sander Stuijk,et al.  Exploring trade-offs between performance and resource requirements for synchronous dataflow graphs , 2009, 2009 IEEE/ACM/IFIP 7th Workshop on Embedded Systems for Real-Time Multimedia.

[13]  Shuvra S. Bhattacharyya,et al.  Parameterized dataflow modeling of DSP systems , 2000, 2000 IEEE International Conference on Acoustics, Speech, and Signal Processing. Proceedings (Cat. No.00CH37100).

[14]  Maxime Pelcat,et al.  Prototypage Rapide et Génération de Code pour DSP Multi-Coeurs Appliqués à la Couche Physique des Stations de Base 3GPP LTE. (Rapid Prototyping and Dataflow-Based Code Generation for the 3GPP LTE eNodeB Physical Layer mapped onto Multi-Core DSPs) , 2010 .

[15]  Jean-François Nezan,et al.  An Open Framework for Rapid Prototyping of Signal Processing Applications , 2009, EURASIP J. Embed. Syst..

[16]  David Lugato.  Model-driven engineering for high-performance computing applications , 2008 .

[17]  Maxime Pelcat,et al.  A System-Level Architecture Model for Rapid Prototyping of Heterogeneous Multicore Embedded Systems , 2009 .

[18]  Mickaël Raulet,et al.  Interface-based hierarchy for synchronous data-flow graphs , 2009, 2009 IEEE Workshop on Signal Processing Systems.

[19]  Sudhakar Yalamanchili.  High performance computing for engineering applications , 1995 .

[20]  Arno Puder,et al.  A Comparison between Relational and Operational QVT Mappings , 2009, 2009 Sixth International Conference on Information Technology: New Generations.

[21]  Edward A. Lee,et al.  Multidimensional synchronous dataflow , 2002, IEEE Trans. Signal Process..

[22]  Chantal Ykman-Couvreur,et al.  The COMPLEX reference framework for HW/SW co-design and power management supporting platform-based design-space exploration , 2013, Microprocess. Microsystems.

[23]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[24]  Shkelzen Cakaj.  Modeling Simulation and Optimization - Focus on Applications , 2010 .

[25]  Sander Stuijk,et al.  Throughput Analysis of Synchronous Data Flow Graphs , 2006, Sixth International Conference on Application of Concurrency to System Design (ACSD'06).

[26]  Leandro Soares Indrusiak,et al.  MADES FP7 EU project: Effective high level SysML/MARTE methodology for real-time and embedded avionics systems , 2012, 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC).