A high-resolution time interpolator based on a delay locked loop and an RC delay line

An architecture for a time interpolation circuit with an rms error of /spl sim/25 ps has been developed in a 0.7-/spl mu/m CMOS technology. It is based on a delay locked loop (DLL) driven by a 160-MHz reference clock and a passive RC delay line controlled by an autocalibration circuit. Start-up calibration of the RC delay line is performed using code density tests (CDT). The very small temperature/voltage dependence of R and C parameters and the self calibrating DLL results in a low-power, high-resolution time interpolation circuit in a standard digital CMOS technology.

[1]  M.J.M. Pelgrom,et al.  Matching properties of MOS transistors , 1989 .

[2]  E. L. Hudson,et al.  A variable delay line PLL for CPU-coprocessor synchronization , 1988 .

[3]  J. Christiansen,et al.  An Integrated High Resolution CMOS Timing Generator Based on an Array of Delay Locked Loops , 1995, ESSCIRC '95: Twenty-first European Solid-State Circuits Conference.

[4]  Jorgen Christiansen,et al.  A four-channel self-calibrating high-resolution time to digital converter , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[5]  Y. Arai,et al.  A time digitizer CMOS gate-array with a 250 ps time resolution , 1996, IEEE J. Solid State Circuits.

[6]  J. Doernberg,et al.  Full-speed testing of A/D converters , 1984 .

[7]  A. Marchioro,et al.  An integrated 16-channel CMOS time to digital converter , 1994 .

[8]  T. A. Knotts,et al.  A 500 MHz time digitizer IC with 15.625 ps resolution , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[9]  Timo Rahkonen,et al.  The use of stabilized CMOS delay lines for the digitization of short time intervals , 1993 .

[10]  Kiyoshi Kato,et al.  Nonlinearity analysis of resistor string A/D converters , 1982 .

[11]  H. Kurashige,et al.  A high resolution TDC in TKO box system , 1988 .