A Study on High Speed LDPC Decoder Algorithm based on dc saperation

ABSTRACT In this paper, we proposed high speed LDPC decoding algorithm based on DVB-S2 standard . For implementing the high speed LDPC decoder, HSS algorithm which reduce the iteration numbers without performance degradation is applied. In HSS algorithm, check node update units are update at the same time of bit node update. HSS can be accelerated to the decoding speed because it does not need to separate calculation of the bit nodes, However, check node calculation blocks need many clocks because of just one memory is used. Therefore, this paper proposed dc-split memory structure in order to reduced the delay and high speed decoder is possible. Finally, this paper presented maximum split memory and throughput for various coding rates in DVB-S2 standard. 키워드 : DVB-S2, Horizontal Shuffle Scheduling(HSS), row weight, 체크 노드 업데이트 Key word : DVB-S2, Horizontal Shuffle Scheduling(HSS), row weight, Check Node Update(CNU) Journal of the Korea Institute of Information andCommunication Engineering