The versatility of verilog-A based models on commercial microwave simulators

Verilog-A Hardware Description Language (VHDL) is a behavioral description language for analog systems. It is derived from the IEEE 1364 Verilog HDL specification and it is intended to let designers of analog and integrated circuits to create and use modules described mathematically in terms of its terminals and external parameters applied to the module. This paper shows the simplicity and versatility technique of modeling active microwave devices using Verilog-A language. We have made several comparisons under two different commercial simulators: Agilent ADS and GENESYS.

[1]  G.J. Coram,et al.  How to (and how not to) write a compact model in Verilog-A , 2004, Proceedings of the 2004 IEEE International Behavioral Modeling and Simulation Conference, 2004. BMAS 2004..

[2]  L. Lemaitre,et al.  Extensions to Verilog-A to support compact device modeling , 2003, Proceedings of the 2003 IEEE International Workshop on Behavioral Modeling and Simulation.

[3]  A. Mediavilla,et al.  Intermodulation Distortion Analysis of FET Mixers under Multitone Excitation , 2000, 2000 30th European Microwave Conference.