论文信息 - A case study of VAX-11 instruction set usage for compiler execution

A case study of VAX-11 instruction set usage for compiler execution

Analysis of an instruction set as large and varied as the one specified for the VAX-11 architecture is important for aiding processor design evaluation. This paper looks at dynamic VAX-11 instruction set usage by one class of programs, and discusses the methodology and tools which have been developed to provide that information. Six VAX/VMS native mode compilers from Digital Equipment Corporation were used: BASIC, BLISS, COBOL, FORTRAN, PASCAL, and PL/I. A summary of results generated by analyzing executions of these six compilers is presented. Information is included for instruction and class frequency, general instruction features, operand specifiers, the memory data stream, register utilization, instruction sequencing, and branch displacements.

Cheryl A. Wiecek | C. Wiecek

[1] William D. Strecker. 17 – VAX-11/780: A Virtual Address Extension to the DEC PDP-11 Family , 1978 .

[2] Mahadev Satyanarayanan,et al. Design Trade-Offs in VAX-11 Translation Buffer Organization , 1981, Computer.

[3] Brian A. Wichmann,et al. A Synthetic Benchmark , 1976, Comput. J..

[4] Leonard Jay Shustek,et al. Analysis and performance of computer instruction sets , 1978 .

[5] William D. Strecker,et al. VAX-11/780 - A virtual address extension to the DEC PDP-11 family , 1899, AFIPS National Computer Conference.

[6] Leonard J. Shustek,et al. An instruction timing model of CPU performance , 1977, ISCA '77.

[7] Åmund Lunde. Empirical evaluation of some features of instruction set processor architectures , 1977, CACM.