A 45nm SOI-CMOS PLL with a wideband LC-VCO

A 45nm SOI-CMOS PLL with a wideband LC-VCO is presented. The proposed PLL uses the advantage of SOI technology such as small parasitic capacitance and high Q-factor. The frequency range of the PLL is maximized because of a high maximum-to-minimum capacitance ratio of a capacitor bank. Measurement results show that the VCO generates 4.87-to-9.65GHz frequency signals with 65.8% frequency coverage. Fabricated chip occupies 0.09mm2 of active area and consumes less than 7mA current from single 1.0V supply.

[1]  A. Abidi,et al.  Physical processes of phase noise in differential LC oscillators , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[2]  Borivoje Nikolic,et al.  Scaling of analog-to-digital converters into ultra-deep-submicron CMOS , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[3]  Edgar Sanchez-Sinencio,et al.  A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplier , 2003, IEEE J. Solid State Circuits.

[4]  Adil A. Kidwai,et al.  Multi-band multi-standard local oscillator generation for direct up/down conversion transceiver architectures supporting WiFi and WiMax bands in standard 45nm CMOS process , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.

[5]  Michiel Steyaert,et al.  A 2mm2 0.1-to-5GHz SDR receiver in 45nm digital CMOS , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[6]  Roc Berenguer,et al.  Design and Test of Integrated Inductors for RF Applications , 2003 .