Behavior model for comparator-based switched-capacitor SDM with relaxed DEM timing

This paper proposes a behavior model for comparator-based switched-capacitor (CBSC) circuits by using SIMULINK platform. In this model, the maximum available time is compared with the charge transfer time required in the CBSC circuit to identify whether the currents chosen are suitable or not. The model is efficient to determine the values of the coarse charging current and the fine charging current required for CBSC circuits in a sigma-delta modulator (SDM). To verify the behavior model, a 3rd order SDM which still retains a half of the clock cycle for quantization and dynamic element matching (DEM) is proposed and simulated. The simulation result shows that the value of SNDR achieves 82.23 dB when the sampling rate is 100 MS/s (OSR=16).

[1]  Manfred Glesner,et al.  Cascade delta-sigma modulator with pseudo-differential comparator-based switched-capacitor gain stage , 2007 .

[2]  Miyamoto Masayuki,et al.  A 80/100 MS/s 76.3/70.1-dB SNDR ΔΣ ADC for digital TV receivers , 2006 .

[3]  G. Temes,et al.  Double-sampled ΔΣ modulator with relaxed feedback timing , 2009, 2009 52nd IEEE International Midwest Symposium on Circuits and Systems.

[4]  Gabor C. Temes,et al.  Double-sampled ΔΣ modulator with relaxed feedback timing , 2009 .

[5]  Hae-Seung Lee,et al.  Comparator-based switched-capacitor circuits for scaled CMOS technologies , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[6]  Ahmed Gharbiya,et al.  On the implementation of input-feedforward delta-sigma modulators , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[7]  Shen-Iuan Liu,et al.  A Fully Differential Comparator-Based Switched-Capacitor $\Delta\Sigma$ Modulator , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[8]  Rui Paulo Martins,et al.  A pseudo-differential comparator-based pipelined ADC with common mode feedforward technique , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.